Access the full text.
Sign up today, get DeepDyve free for 14 days.
Loading next page...
/lp/wiley/a-ternary-memristor-full-adder-based-on-literal-operation-and-module-2sKjRX80m0
References (23)
-
Seied Hosseini, Sajjad Etezadi (2020)
A Novel Low-Complexity and Energy-Efficient Ternary Full Adder in NanoelectronicsCircuits, Systems, and Signal Processing, 40
-
(1971)
The missing circuit element -
Seungbum Baek, J. Eshraghian, Sang-Hyun Ahn, A. James, Kyoungrok Cho (2019)
A Memristor-CMOS Braun Multiplier Array for Arithmetic Pipelining2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)
-
H. Manem, Jeyavijayan Rajendran, G. Rose (2012)
Stochastic Gradient Descent Inspired Training Technique for a CMOS/Nano Memristive Trainable Threshold Gate ArrayIEEE Transactions on Circuits and Systems I: Regular Papers, 59
-
(2022)
A ternary memristor full adder based on literal operation and module operation -
Die Hu, Zhixia Ding, Sai Li, Liheng Wang (2019)
Finite-time synchronization of chaotic circuit systems with double memristors2019 Chinese Automation Congress (CAC)
-
K. Pham, K. Min (2019)
Non-Ideal Effects of Memristor-CMOS Hybrid Circuits for Realizing Multiple-Layer Neural Networks2019 IEEE International Symposium on Circuits and Systems (ISCAS)
-
(1959)
Schaltungen fur ternare Schaltvariable -
T. Raja, S. Mourad (2009)
Digital logic implementation in memristor-based crossbars2009 International Conference on Communications, Circuits and Systems
-
Anu Bala, Adedotun Adeyemo, Xiaohan Yang, A. Jabir (2016)
High level abstraction of memristor model for neural network simulation2016 Sixth International Symposium on Embedded Computing and System Design (ISED)
-
D. Strukov, G. Snider, D. Stewart, R. Williams (2008)
The missing memristor foundNature, 453
-
Amr Mohammaden, M. Fouda, L. Said, A. Radwan (2020)
Memristor-CNTFET based Ternary Full Adders2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)
-
(2011)
Design and application of low power CMOS ternary four input full adder -
Xiaoyuan Wang, Pengfei Zhou, J. Eshraghian, Chih-Yang Lin, H. Iu, T. Chang, S. Kang (2020)
High-Density Memristor-CMOS Ternary Logic FamilyIEEE Transactions on Circuits and Systems I: Regular Papers, 68
-
L. Chua (1971)
Memristor-The missing circuit elementIEEE Transactions on Circuit Theory, 18
-
N. Soliman, M. Fouda, A. Radwan (2018)
Memristor-CNTFET based ternary logic gatesMicroelectron. J., 72
-
N. Ramanan, V. Misra (2011)
Multivalued Logic Using a Novel Multichannel GaN MOS StructureIEEE Electron Device Letters, 32
-
Y. Pershin, M. Ventra (2012)
SPICE Model of Memristive Devices with ThresholdarXiv: Computational Physics
-
H. Babu, Md. Islam, Amin Ali, Mohammad Akon (2003)
A technique for logic design of voltage-mode pass transistor based multi-valued multiple-output logic circuits33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings.
-
Chenyu Yang, Qingqing Hu, Yongbin Yu, Rongquan Zhang, Yuanzhe Yao, Jingye Cai (2015)
Memristor-Based Chaotic Circuit for Text/Image Encryption and Decryption2015 8th International Symposium on Computational Intelligence and Design (ISCID), 1
-
Member Biolek, M. Ventra, S. Pershin, R1 Idealmemristormodel, subcktmemristorR1plusminusparams, subcktPCMplusminusPARAMS (2013)
Reliable SPICE Simulations of Memristors, Memcapacitors and MeminductorsarXiv: Computational Physics
-
Faisal Mohsin (2010)
A multivalued storage system using memristor2010 13th International Conference on Computer and Information Technology (ICCIT)
-
Jeonggyu Yang, Hyundong Lee, J. Jeong, Tae-Hoon Kim, Sin‐Hyung Lee, Taigon Song (2021)
A Practical Implementation of the Ternary Logic Using Memristors and MOSFETs2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL)
- Publisher
- Wiley
- Copyright
- © 2022 John Wiley & Sons, Ltd.
- ISSN
- 0098-9886
- eISSN
- 1097-007X
- DOI
- 10.1002/cta.3287
- Publisher site
- See Article on Publisher Site
Abstract
A ternary memristor full adder is designed based on the literal operation and module‐3 plus operation. Literal operation and module‐3 plus operation are the important operations in the tri‐valued algebra system. Multiple‐valued logic can increase the amount of information carried by the signals and reduce the number of devices and connections. The combination of multiple‐valued logic and memristor is an exploration of new devices and new structures. The novel ternary memristor full adder owns the advantage of simpler structure without decoding units to convert ternary signals to binary at the terminals, and all the signals operated by the circuit are ternary. Compared with the traditional ternary full adder, the number of devices and the power consumption are greatly reduced. Simulation results of different memristor models verified the correctness and applicability of the circuit design. It provides a new idea for the design method of memristor circuits, especially multiple‐valued memristors.
Journal
International Journal of Circuit Theory Andapplications – Wiley
Published: Aug 1, 2022
Keywords: literal operation; memristor; module operation; multiple‐valued; ternary full adder