Access the full text.
Sign up today, get DeepDyve free for 14 days.
H. Chandrakumar, D. Markovic (2016)
5.5 A 2µW 40mVpp linear-input-range chopper- stabilized bio-signal amplifier with boosted input impedance of 300MΩ and electrode-offset filtering2016 IEEE International Solid-State Circuits Conference (ISSCC)
G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, E. Romani (2006)
A 20-mW 640-MHz CMOS continuous-time ΣΔ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB, 41
(2008)
A 0.9-V 60-μW 1-Bit fourth-order delta-sigma modulator with 83-dB dynamic range
A. Schwartz, X. Cui, D. Weber, D. Moran, D. Kipke (2006)
Brain-Controlled Interfaces: Movement Restoration with Neural ProstheticsNeuron, 52
N. Verma, Ali Shoeb, J. Bohorquez, J. Dawson, J. Guttag, A. Chandrakasan (2010)
A Micro-Power EEG Acquisition SoC With Integrated Feature Extraction Processor for a Chronic Seizure Detection SystemIEEE Journal of Solid-State Circuits, 45
Hui Jiang, S. Nihtianov, K. Makinwa (2019)
An Energy-Efficient 3.7-nV/ $\surd$ Hz Bridge Readout IC With a Stable Bridge Offset Compensation SchemeIEEE Journal of Solid-State Circuits, 54
R. Yazicioglu, P. Merken, R. Puers, C. Hoof (2008)
A 200μW Eight-Channel Acquisition ASIC for Ambulatory EEG Systems2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers
R. Wu, Youngcheol Chae, J. Huijsing, K. Makinwa (2012)
A 20-b $\pm$ 40-mV Range Read-Out IC With 50-nV Offset and 0.04% Gain Error for Bridge TransducersIEEE Journal of Solid-State Circuits, 47
Qinwen Fan, J. Huijsing, K. Makinwa (2010)
A 21nV/√Hz chopper-stabilized multipath current-feedback instrumentation amplifier with 2µV offset2010 IEEE International Solid-State Circuits Conference - (ISSCC)
R. Harrison (2002)
A low-power, low-noise CMOS amplifier for neural recording applications2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353), 5
(2007)
A 2 W 100 nV Hz chopper stabilized instrumentation amplifier for chronic measurement of neural field potentials
Q Fan (2011)
1534IEEE Journal Solid-State Circuits, 46
Chih-Chan Tu, Yu-Kai Wang, Tsung-Hsien Lin (2017)
A 0.06mm2 ± 50mV range −82dB THD chopper VCO-based sensor readout circuit in 40nm CMOS2017 Symposium on VLSI Circuits
Yongjia Li, A. Mansano, Yuan Yuan, Duan Zhao, W. Serdijn (2014)
An ECG Recording Front-End With Continuous-Time Level-Crossing SamplingIEEE Transactions on Biomedical Circuits and Systems, 8
P. Malcovati, F. Maloberti, C. Fiocchi, M. Pruzzi (2001)
Curvature compensated BiCMOS bandgap with 1 V supply voltageProceedings of the 26th European Solid-State Circuits Conference
RR Harrison, C Charles (2003)
A low-power low-noise CMOS amplifier for neural recording applicationsIEEE Journal of Solid-State Circuits, 38
Guang Ge, Cheng Zhang, G. Hoogzaad, K. Makinwa (2011)
A single-trim CMOS bandgap reference with a 3σ inaccuracy of ±0.15% from −40°C to 125°C2010 IEEE International Solid-State Circuits Conference - (ISSCC)
Qinwen Fan, K. Makinwa (2018)
Capacitively-coupled Chopper Instrumentation Amplifiers: An Overview2018 IEEE SENSORS
Hui Jiang, K. Makinwa, S. Nihtianov (2017)
9.8 An energy-efficient 3.7nV/√Hz bridge-readout IC with a stable bridge offset compensation scheme2017 IEEE International Solid-State Circuits Conference (ISSCC)
Q Fan, JH Huijsing, KAA Makinwa (2012)
A 21 nV/Hz chopper-stabilized multi-path current-feedback instrumentation amplifier with 2μV offsetIEEE Journal of Solid-State Circuits, 47
A high precision and low noise analog front end system is proposed in this paper for recording biopotential signals. The system consists of a capacitor-coupled chopper instrument amplifier (CCIA) and a continue-time (CT) ΔƩ analog to digital converter (ADC). In order to avoid off-chip low-noise reference, a chopper bias circuit is employed to provide low noise bias for CCIA. A positive feedback loop improves the input impedance of CCIA, and a ripple reduction loop based active integrator eliminates the ripple caused by chopping. A new switch-capacitor integrator is employed in the DC servo loop (DSL) to suppress electrode DC offset and save the integrator capacitor area. The CTΔƩ modulator employs an energy-efficient 2nd-order structure consisting of a cascade of integrators with feedforward topology, which is unconditionally stable. The CCIA in the proposed analog front end system achieves an input-referred noise of 1.36 μVrms (0.5−100 Hz), and the CTΔƩ ADC achieves a signal noise distortion ratio (SNDR) of 96.2 dB, which are state of the art. The analog front end system is simulated using the standard 0.18 µm CMOS process, and the total power consumption with a 1.8 V supply is less than 112.5 µW.
Analog Integrated Circuits and Signal Processing – Springer Journals
Published: Apr 1, 2022
Keywords: Analog front end; Capacitor-coupled chopper instrument amplifier (CCIA); Continue-time (CT) ΔƩ ADC; Ripple reduction loop (RRL); DC servo loop (DSL)
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.