Access the full text.
Sign up today, get DeepDyve free for 14 days.
Loading next page...
/lp/oxford-university-press/formal-specification-and-verification-techniques-for-risc-pipeline-NlBvb2XVFq
References (20)
-
S. Tahar, Ramayya Kumar (1993)
Implementing a Methodology for Formally Verifying RISC Processors in HOL -
F. Anceau (1987)
The architecture of microprocessors -
V. Milutinovic (1989)
High-Level Language Computer Architecture -
(1988)
A Proof of the Viper Microprocessor: The First Level -
J. Hennessy, D. Patterson (1969)
Computer Architecture - A Quantitative Approach, 5th Edition -
P. Kogge (1981)
The Architecture of Pipelined Computers -
(1992)
Formale Spezifikation und (Teil-) Verifikation eines SPARC-kompatiblen Prozessors mit LAMBDA -
S. Tahar, Ramayya Kumar (1993)
Towards a methodology for the formal hierarchical verification of RISC processorsProceedings of 1993 IEEE International Conference on Computer Design ICCD'93
-
A. Goor (1989)
Computer architecture and design -
Ramayya Kumar, S. Tahar (1994)
Formal verification of pipeline conflicts in RISC processors -
M. Gordon, T. Melham (1993)
Introduction to HOL: a theorem proving environment for higher order logic -
(1994)
Implementierung des DLX RISC- Prozessors in einer Standardzellen-Entwurfsumgebung -
J. Joyce (1989)
Multi-level verification of microprocessor-based systems -
M. Srivas, M. Bickford (1990)
Formal verification of a pipelined microprocessorIEEE Software, 7
-
P. Windley (1995)
Formal Modeling and Verification of MicroprocessorsIEEE Trans. Computers, 44
-
S. Tahar, Ramayya Kumar (1993)
A Formalization of a Hierarchical Model for RISC Processors -
(1994)
Implementierung des DLX RISCProzessors in einer Standardzellen-Entwurfsumgebung; Technical Report No. SFB 358-C2-1/94, Institute for Computer Design and Fault Tolerance -
L. Bhuyan (1995)
High-performance computer architectureFuture Gener. Comput. Syst., 11
-
S. Furber (1989)
VLSI Risc Architecture and Organization -
Ramayya Kumar, K. Schneider, T. Kropf (1993)
Structuring and automating hardware proofs in a higher-order theorem-proving environmentFormal Methods in System Design, 2
- Publisher
- Oxford University Press
- ISSN
- 0010-4620
- eISSN
- 1460-2067
- DOI
- 10.1093/comjnl/38.2.111
- Publisher site
- See Article on Publisher Site
Abstract
Abstract We outline a general methodology for the formal verification of instruction pipelines in RISC cores. The different kinds of conflicts, i.e. resource, data and control conflicts that can occur due to the simultaneous execution of the instructions in the pipeline, have been formally specified in higher order logic. Based on a hierarchical model for RISC processors, we have developed a constructive proof methodology, i.e. when conflicts at a specific abstraction level are detected, the conditions under which these occur are generated and explicitly output to the designer, thus easing their removal. All implemented specifications and tactics are kept general, so that they are usable for a wide range of RISC cores. In this paper, the described formalization and proof strategies are illustrated via the DLX RISC processor. * Institut für Rechnerentwurf und Fehlertoleranz, Universität Karlsruhe, Germany § Forschungszentrum Informatik, Karlsruhe, Germany Author notes 1Institut fur Rechnerentwurf und Fehlertoleranz, Universitat Karlsruhe, Germany, 2Forschungszentrum Informatik, Karlsruhe, Germany
Journal
The Computer Journal – Oxford University Press
Published: Jan 1, 1995