Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

Design of a reconfigurable front‐end for a multistandard receiver for the frequency range of 800 MHz to 2.5 GHz

Design of a reconfigurable front‐end for a multistandard receiver for the frequency range of 800... In this paper, a reconfigurable receiver front‐end for the frequency range of 800 MHz to 2.5 GHz is presented. The radio frequency front‐end is realized in wideband form with reconfigurable baseband filter. The proposed front‐end targets the GSM, WLAN, WCDMA, and GPS standards residing in the aimed frequency range. The necessary specifications for each individual standard have been revisited and recalculated. The interaction of the different standards and their interoperability has been thoroughly investigated and extra specifications derived for the multistandard receiver. The multistandard receiver has been designed, layouted, and simulated in RFCMOS 0.18‐μm process. http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png International Journal of Circuit Theory and Applications Wiley

Design of a reconfigurable front‐end for a multistandard receiver for the frequency range of 800 MHz to 2.5 GHz

Loading next page...
 
/lp/wiley/design-of-a-reconfigurable-front-end-for-a-multistandard-receiver-for-oX0MPeicr3

References (44)

Publisher
Wiley
Copyright
Copyright © 2018 John Wiley & Sons, Ltd.
ISSN
0098-9886
eISSN
1097-007X
DOI
10.1002/cta.2476
Publisher site
See Article on Publisher Site

Abstract

In this paper, a reconfigurable receiver front‐end for the frequency range of 800 MHz to 2.5 GHz is presented. The radio frequency front‐end is realized in wideband form with reconfigurable baseband filter. The proposed front‐end targets the GSM, WLAN, WCDMA, and GPS standards residing in the aimed frequency range. The necessary specifications for each individual standard have been revisited and recalculated. The interaction of the different standards and their interoperability has been thoroughly investigated and extra specifications derived for the multistandard receiver. The multistandard receiver has been designed, layouted, and simulated in RFCMOS 0.18‐μm process.

Journal

International Journal of Circuit Theory and ApplicationsWiley

Published: Jan 1, 2018

Keywords: ; ; ;

There are no references for this article.