IntroductionNo precise dc models exist for fully depleted silicon‐on‐insulator (FD‐SOI) metal‐oxide‐silicon field‐effect‐transistors (MOSFETs) that are specifically designated to operate at currents and voltages that are much higher than those used in today's computers and cellular phones to operate their logic and memory modules. Operation at higher currents and voltages enables the semiconductor devices in today's cellular phones to supply and transmit 0.7–1 W of radio‐frequency (rf) output power. An accurate model of these higher currents and voltages in FD‐SOI MOSFETs is key to simulate and predict their rf output power. These devices employ longer gates (350–600 nm) so they can support higher voltages at the drain (3.3–5.0 V). They also use far less gate‐legs (or gate‐fingers) in parallel and rely, instead, on wider planar gates to deliver higher output currents. These constraints on the gate architecture arise from the fact that (i) the device rf bandwidth degrades significantly when FINFETs are used in the place of devices incorporating planar gates, and that (ii) the bandwidth also degrades when the number of gate‐legs in parallel increases. Therefore, devices that incorporate longer and wider planar gates, with fewer gate‐legs in parallel, are most suited for applications that require wide rf bandwidths and higher rf
Physica Status Solidi (A) Applications and Materials Science – Wiley
Published: Jan 1, 2018
Keywords: ; ; ; ;
It’s your single place to instantly
discover and read the research
that matters to you.
Enjoy affordable access to
over 12 million articles from more than
10,000 peer-reviewed journals.
All for just $49/month
It’s easy to organize your research with our built-in tools.
All the latest content is available, no embargo periods.
“Whoa! It’s like Spotify but for academic articles.”@Phil_Robichaud