The problems of logic and timing analysis, arising in the design and optimization stages of complex functional VLSI units, are considered. The new method of logic and timing simulation of CMOS circuits from interval estimates, which ensure the integration of two contrary approaches to solving the problem of the performance analysis, namely, the analysis of critical paths and simulation of test sequences, is proposed. The selection of the interval approach is determined by the substantial increase in specific weights of parameter variations of nanometer elements in the timing calculations.
Russian Microelectronics – Springer Journals
Published: Nov 7, 2013
It’s your single place to instantly
discover and read the research
that matters to you.
Enjoy affordable access to
over 18 million articles from more than
15,000 peer-reviewed journals.
All for just $49/month
Query the DeepDyve database, plus search all of PubMed and Google Scholar seamlessly
Save any article or search result from DeepDyve, PubMed, and Google Scholar... all in one place.
All the latest content is available, no embargo periods.
“Whoa! It’s like Spotify but for academic articles.”@Phil_Robichaud