Single-event-upset susceptibility simulation of sub-1-μm CMOS dual-path inverters

Single-event-upset susceptibility simulation of sub-1-μm CMOS dual-path inverters A computer simulation is run to estimate the single-event-upset susceptibility of dual-path inverters implemented in 0.18-μm CMOS technology, which are known to tolerate much higher photocurrent pulses as compared with conventional designs. Relations are established between the peak photocurrent and total collected charge associated with a single nuclear particle on the one hand and the peak voltage response on the other. In the first of two identical inverters connected in cascade, the peak photocurrent is found to be 1.1 to 2.2-fold higher than the output current at the instant of extreme output voltage, with the coefficient depending on the transistor parameters of the inverter. The critical charge to upset is found to be 10 to 15-fold higher than for conventional designs. http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png Russian Microelectronics Springer Journals

Single-event-upset susceptibility simulation of sub-1-μm CMOS dual-path inverters

Loading next page...
 
/lp/springer_journal/single-event-upset-susceptibility-simulation-of-sub-1-m-cmos-dual-path-iS1kIAR7yE
Publisher
Springer Journals
Copyright
Copyright © 2012 by Pleiades Publishing, Ltd.
Subject
Engineering; Electrical Engineering
ISSN
1063-7397
eISSN
1608-3415
D.O.I.
10.1134/S106373971201009X
Publisher site
See Article on Publisher Site

Abstract

A computer simulation is run to estimate the single-event-upset susceptibility of dual-path inverters implemented in 0.18-μm CMOS technology, which are known to tolerate much higher photocurrent pulses as compared with conventional designs. Relations are established between the peak photocurrent and total collected charge associated with a single nuclear particle on the one hand and the peak voltage response on the other. In the first of two identical inverters connected in cascade, the peak photocurrent is found to be 1.1 to 2.2-fold higher than the output current at the instant of extreme output voltage, with the coefficient depending on the transistor parameters of the inverter. The critical charge to upset is found to be 10 to 15-fold higher than for conventional designs.

Journal

Russian MicroelectronicsSpringer Journals

Published: Mar 28, 2012

References

You’re reading a free preview. Subscribe to read the entire article.


DeepDyve is your
personal research library

It’s your single place to instantly
discover and read the research
that matters to you.

Enjoy affordable access to
over 18 million articles from more than
15,000 peer-reviewed journals.

All for just $49/month

Explore the DeepDyve Library

Search

Query the DeepDyve database, plus search all of PubMed and Google Scholar seamlessly

Organize

Save any article or search result from DeepDyve, PubMed, and Google Scholar... all in one place.

Access

Get unlimited, online access to over 18 million full-text articles from more than 15,000 scientific journals.

Your journals are on DeepDyve

Read from thousands of the leading scholarly journals from SpringerNature, Elsevier, Wiley-Blackwell, Oxford University Press and more.

All the latest content is available, no embargo periods.

See the journals in your area

DeepDyve

Freelancer

DeepDyve

Pro

Price

FREE

$49/month
$360/year

Save searches from
Google Scholar,
PubMed

Create lists to
organize your research

Export lists, citations

Read DeepDyve articles

Abstract access only

Unlimited access to over
18 million full-text articles

Print

20 pages / month

PDF Discount

20% off