One of the possible approaches of an optimum choice of topological parameters of double-gate sub-20 nm CMOS transistors with a silicon-on-insulator structure and architecture that is “without an over-lapping” gate—the extended drain/source areas for minimization of short-channel effects—is discussed. The characteristics of inverters on transistors with a channel length of 16 nm for high-speed applications and applications with a low level of static power are numerically investigated in the power supply voltage range from 0.4 V up to 1 V.
Russian Microelectronics – Springer Journals
Published: Jan 8, 2012
It’s your single place to instantly
discover and read the research
that matters to you.
Enjoy affordable access to
over 18 million articles from more than
15,000 peer-reviewed journals.
All for just $49/month
Query the DeepDyve database, plus search all of PubMed and Google Scholar seamlessly
Save any article or search result from DeepDyve, PubMed, and Google Scholar... all in one place.
Get unlimited, online access to over 18 million full-text articles from more than 15,000 scientific journals.
Read from thousands of the leading scholarly journals from SpringerNature, Elsevier, Wiley-Blackwell, Oxford University Press and more.
All the latest content is available, no embargo periods.
“Hi guys, I cannot tell you how much I love this resource. Incredible. I really believe you've hit the nail on the head with this site in regards to solving the research-purchase issue.”Daniel C.
“Whoa! It’s like Spotify but for academic articles.”@Phil_Robichaud
“I must say, @deepdyve is a fabulous solution to the independent researcher's problem of #access to #information.”@deepthiw
“My last article couldn't be possible without the platform @deepdyve that makes journal papers cheaper.”@JoseServera