In this work, the failure behavior of a commercial chip size packaging (CSP) with flip chip solder joint was investigated under the coupling condition of thermal cycling and electrical current. The damage behavior of solder joint was real-time monitored through the electrical resistance response. The microstructure evolution under the coupling condition were observed. The failure was classified as three modes, i.e., the cracking within solder on the PCB side (mode I), the cracking along the solder/IMC interface (mode II) and the detachment between the solder and chip due to the complete dissolving of Cu UBM layer (mode III). At low current density the mode I accounted for a large percentage while the mode II and mode III accounted for a large percentage at high current density. Based on the Weibull distribution of failure life, it was found that the mean time to failure sharply decreased with the increasing current density. A lifetime prediction model was constructed for the reliability test under coupling condition of thermal cycling and electrical current.
Journal of Materials Science: Materials in Electronics – Springer Journals
Published: Dec 27, 2017
It’s your single place to instantly
discover and read the research
that matters to you.
Enjoy affordable access to
over 12 million articles from more than
10,000 peer-reviewed journals.
All for just $49/month
It’s easy to organize your research with our built-in tools.
All the latest content is available, no embargo periods.
“Whoa! It’s like Spotify but for academic articles.”@Phil_Robichaud