Access the full text.
Sign up today, get DeepDyve free for 14 days.
Loading next page...
/lp/springer_journal/estimating-energy-consumption-in-logical-cmos-circuits-based-on-their-NeLatLrTn7
References (14)
-
(2009)
Simulation of Consumption in Elements of Digital Devices -
(2005)
Sistemy proektirovaniya integral’nykh skhem na osnove yazyka VHDL. StateSAD, ModelSim, LeonardoSpectrum (Systems for Design of Integrated Circuits Based on the VHDL Language -
(1992)
Sintez Kombinatsionnykh PLM Struktur dlya SBIS (Synthesis of Combinational PLA Structures for VLSIs), Minsk -
(2007)
Tsi frovye integral’nye skhemy (Digital Integrated Circuits) -
P.N. Bibilo (2005)
Sistemy proektirovaniya integral’nykh skhem na osnove yazyka VHDL. StateSAD, ModelSim, LeonardoSpectrum -
P. Bibilo, I. Vasil’kova, S. Kardash, N. Kirienko, I. Loginova, Ya. Novikov, V. Romanov, N. Toropov, D. Cheremisinov, L. Cheremisinova (2004)
Custom Logic: A Toolkit for the Design of VLSI Custom Control MOS LogicRussian Microelectronics, 33
-
(2010)
Algorithm of Logical Modeling of the Combinational Circuit from Library Elements -
J.M. Rabai, A. Chandrakasan, B. Nikolich (2007)
Tsifrovye integral’nye skhemy -
A.D. Zakrevskii (2010)
Tanaevskie chteniya: doklady Chetvertoi Mezhdunarodnoi nauchnoi konferentsii -
(2003)
Proektirovanie tsi frovykh sistem na VHDL (Design of Digital Systems Using VHDL) -
P.N. Bibilo (1992)
Sintez Kombinatsionnykh PLM-Struktur dlya SBIS -
E.A. Suvorova, Yu.E. Sheinin (2003)
Proektirovanie tsifrovykh sistem na VHDL -
(2010)
Minimization of the Exhaustion of Oriented Pairs, in Tanaevskie chteniya: doklady Chetvertoi Mezhdunarodnoi nauchnoi konferentsii (Tananaev Readings -
(2000)
Transformation of Multilevel Combina tion Network into Tow Level
- Publisher
- Springer Journals
- Copyright
- Copyright © 2012 by Pleiades Publishing, Ltd.
- Subject
- Engineering; Electrical Engineering
- ISSN
- 1063-7397
- eISSN
- 1608-3415
- DOI
- 10.1134/S1063739711060035
- Publisher site
- See Article on Publisher Site
Abstract
The relationship between energy consumption and switching activity of logic circuits built of CMOS-based gates from the library of custom VLSIC designing. The switching activity of the logic circuit, i.e., total number of switched transistors integrated into the circuit is counted for a certain sequence of input signals sets. It is suggested to estimate energy consumption in the synthesized logic CMOS circuit based on the parameter of its switching activity, thus, avoiding time-consuming circuit simulation. The results of experiments on various ways of estimating energy consumption in combinational circuits at the stage of logical designing are described and compared with the results of circuit simulation.
Journal
Russian Microelectronics – Springer Journals
Published: Jan 8, 2012