Engineering Approach to CMOS-Logic Optimization Allowing for Internal Capacitances and On-Chip Interconnections

Engineering Approach to CMOS-Logic Optimization Allowing for Internal Capacitances and On-Chip... The paper is concerned with the method of logical effort, by which alternative logic-circuit realizations can be evaluated without running simulations. It also represents an engineering approach to optimization of CMOS logic networks for area. The method is modified to allow for the influence of logic-gate capacitances and on-chip interconnections in a multiple-input logic circuit. The former factor is significant in the case of small loads. The latter factor becomes increasingly important to the speed of operation as the technology progresses. The modified method is shown to be considerably more accurate than the standard one while retaining simplicity. Estimations by the modified and the standard method are compared with simulations as applied to the logic portion of the ALU and the address decoder in a general-purpose microprocessor. It is demonstrated that the modified method offers a way to implement the devices with a shorter delay and on a smaller area as well as improving accuracy. http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png Russian Microelectronics Springer Journals

Engineering Approach to CMOS-Logic Optimization Allowing for Internal Capacitances and On-Chip Interconnections

Loading next page...
1
 
/lp/springer_journal/engineering-approach-to-cmos-logic-optimization-allowing-for-internal-JwI0o0FS4Q
Publisher
Nauka/Interperiodica
Copyright
Copyright © 2005 by MAIK "Nauka/Interperiodica"
Subject
Engineering; Electrical Engineering
ISSN
1063-7397
eISSN
1608-3415
D.O.I.
10.1007/s11180-005-0044-1
Publisher site
See Article on Publisher Site

Abstract

The paper is concerned with the method of logical effort, by which alternative logic-circuit realizations can be evaluated without running simulations. It also represents an engineering approach to optimization of CMOS logic networks for area. The method is modified to allow for the influence of logic-gate capacitances and on-chip interconnections in a multiple-input logic circuit. The former factor is significant in the case of small loads. The latter factor becomes increasingly important to the speed of operation as the technology progresses. The modified method is shown to be considerably more accurate than the standard one while retaining simplicity. Estimations by the modified and the standard method are compared with simulations as applied to the logic portion of the ALU and the address decoder in a general-purpose microprocessor. It is demonstrated that the modified method offers a way to implement the devices with a shorter delay and on a smaller area as well as improving accuracy.

Journal

Russian MicroelectronicsSpringer Journals

Published: Sep 27, 2005

References

You’re reading a free preview. Subscribe to read the entire article.


DeepDyve is your
personal research library

It’s your single place to instantly
discover and read the research
that matters to you.

Enjoy affordable access to
over 12 million articles from more than
10,000 peer-reviewed journals.

All for just $49/month

Explore the DeepDyve Library

Unlimited reading

Read as many articles as you need. Full articles with original layout, charts and figures. Read online, from anywhere.

Stay up to date

Keep up with your field with Personalized Recommendations and Follow Journals to get automatic updates.

Organize your research

It’s easy to organize your research with our built-in tools.

Your journals are on DeepDyve

Read from thousands of the leading scholarly journals from SpringerNature, Elsevier, Wiley-Blackwell, Oxford University Press and more.

All the latest content is available, no embargo periods.

See the journals in your area

DeepDyve Freelancer

DeepDyve Pro

Price
FREE
$49/month

$360/year
Save searches from
Google Scholar,
PubMed
Create lists to
organize your research
Export lists, citations
Read DeepDyve articles
Abstract access only
Unlimited access to over
18 million full-text articles
Print
20 pages/month
PDF Discount
20% off