A modification of the programmable logic array (PLA), whose operation is controlled by a clock signal, is suggested. The problem of determination of the time delay of such PLA is treated. The time delay is determined by simulating the circuit-design description of the PLA represented as a network of constituent transistors. The circuit-design description is generated on the basis of the logic description of a set of Boolean functions implemented with the PLA. To reduce the time of simulation, the method of minimization of the number of test vectors is suggested.
Russian Microelectronics – Springer Journals
Published: Jul 21, 2010
It’s your single place to instantly
discover and read the research
that matters to you.
Enjoy affordable access to
over 18 million articles from more than
15,000 peer-reviewed journals.
All for just $49/month
Query the DeepDyve database, plus search all of PubMed and Google Scholar seamlessly
Save any article or search result from DeepDyve, PubMed, and Google Scholar... all in one place.
Get unlimited, online access to over 18 million full-text articles from more than 15,000 scientific journals.
Read from thousands of the leading scholarly journals from SpringerNature, Elsevier, Wiley-Blackwell, Oxford University Press and more.
All the latest content is available, no embargo periods.
“Hi guys, I cannot tell you how much I love this resource. Incredible. I really believe you've hit the nail on the head with this site in regards to solving the research-purchase issue.”Daniel C.
“Whoa! It’s like Spotify but for academic articles.”@Phil_Robichaud
“I must say, @deepdyve is a fabulous solution to the independent researcher's problem of #access to #information.”@deepthiw
“My last article couldn't be possible without the platform @deepdyve that makes journal papers cheaper.”@JoseServera