The results of the development of a decimation filter of an analog-to-digital converter with ternary data encoding are presented. The filter reduces the clock frequency of the delta-sigma modulator of 100 MHz by a factor of 27. The proposed circuit engineering solutions are designed for manufacturing using the standard 0.18 μm MOS technology and the bipolar supply of ±0.9 V. The performance capability of the circuits is confirmed by the results of functional and circuit simulation using MatLab and Cadence Design Systems software.
Russian Microelectronics – Springer Journals
Published: Sep 30, 2011
It’s your single place to instantly
discover and read the research
that matters to you.
Enjoy affordable access to
over 18 million articles from more than
15,000 peer-reviewed journals.
All for just $49/month
Query the DeepDyve database, plus search all of PubMed and Google Scholar seamlessly
Save any article or search result from DeepDyve, PubMed, and Google Scholar... all in one place.
All the latest content is available, no embargo periods.
“Whoa! It’s like Spotify but for academic articles.”@Phil_Robichaud