Access the full text.
Sign up today, get DeepDyve free for 14 days.
A. Kranti, G. Armstrong (2006)
Engineering source/drain extension regions in nanoscale double gate (DG) SOI MOSFETs : Analytical model and design considerationsSolid-state Electronics, 50
(2012)
Optimization of Parameters of Double Gate Sub 20 nm SOI CMOS Transistors with
T. Chung, B. Olbrechts, U. Södervall, S. Bengtsson, D. Flandre, J. Raskin (2007)
Planar double-gate SOI MOS devices: Fabrication by wafer bonding over pre-patterned cavities and electrical characterizationSolid-state Electronics, 51
A. Kranti, Ying Hao, G. Armstrong (2008)
Performance projections and design optimization of planar double gate SOI MOSFETs for logic technology applicationsSemiconductor Science and Technology, 23
(2009)
Supercomputer is the Technological Weapon
(2010)
International Technology Roadmap for Semiconductor
Xiaoping Liang, Yuan Taur (2004)
A 2-D analytical solution for SCEs in DG MOSFETsIEEE Transactions on Electron Devices, 51
A. Kranti, G. Armstrong (2006)
Optimization of the source/drain extension region profile for suppression of short channel effects in sub-50 nm DG MOSFETs with high-κ gate dielectricsSemiconductor Science and Technology, 21
D. Esseni, M. Mastrapasqua, G. Celler, C. Fiegna, L. Selmi, E. Sangiorgi (2003)
An experimental study of mobility enhancement in ultrathin SOI transistors operated in double-gate modeIEEE Transactions on Electron Devices, 50
A procedure, allowing one to optimize topological and electrophysical parameters of double gate SOI nanotransistors with a thin unalloyed working area, with underlap gate and drain/source regions with regard to the physical restrictions and process requirements, without recourse to the 2D-simulation, is considered. Based on the numerical simulation results, the selection criteria of the key topological parameters of transistors for implementing the requirements in accordance with the International Technology Roadmap for Semiconductor 2010 Edition program for promising applications with a low power consumption level are discussed. The complex analysis of the VACs of transistors and gate characteristics, such as a time switching delay, as well as active and static power, shows that prototypes of the considered units are applicable for implementing high-performance VLSI projects.
Russian Microelectronics – Springer Journals
Published: Jan 4, 2013
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.