Basic memory elements using DICE cells for fault-tolerant 28 nm CMOS RAM

Basic memory elements using DICE cells for fault-tolerant 28 nm CMOS RAM A CMOS DICE (Dual Interlocked Storage Cell) cell consists of two transistor groups whose layout on the crystal increases the cell’s stability against the impact of single nuclear particles. A fault of the cell’s state does not take place if the particle impacts transistors of one group only. The topological layouts of basic memory elements with a different relative position of two transistor groups of 28 nm CMOS DICE cells were designed and analyzed. Different cell layouts with a distance between the sensitive pairs of transistors of two groups of 1, 2, and 3 µm and a set of basic memory elements for designing memory arrays of static RAM with increased stability with respect to state faults due to the particle track charge separation between two transistor groups of the cell were proposed. The area of the DICE cells is larger by a factor of 2.1–2.5 than that of sixtransistor cells with transistors of the same size. http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png Russian Microelectronics Springer Journals

Basic memory elements using DICE cells for fault-tolerant 28 nm CMOS RAM

Loading next page...
 
/lp/springer_journal/basic-memory-elements-using-dice-cells-for-fault-tolerant-28-nm-cmos-GBeFVWz8gO
Publisher
Springer Journals
Copyright
Copyright © 2015 by Pleiades Publishing, Ltd.
Subject
Engineering; Electrical Engineering
ISSN
1063-7397
eISSN
1608-3415
D.O.I.
10.1134/S1063739715060074
Publisher site
See Article on Publisher Site

Abstract

A CMOS DICE (Dual Interlocked Storage Cell) cell consists of two transistor groups whose layout on the crystal increases the cell’s stability against the impact of single nuclear particles. A fault of the cell’s state does not take place if the particle impacts transistors of one group only. The topological layouts of basic memory elements with a different relative position of two transistor groups of 28 nm CMOS DICE cells were designed and analyzed. Different cell layouts with a distance between the sensitive pairs of transistors of two groups of 1, 2, and 3 µm and a set of basic memory elements for designing memory arrays of static RAM with increased stability with respect to state faults due to the particle track charge separation between two transistor groups of the cell were proposed. The area of the DICE cells is larger by a factor of 2.1–2.5 than that of sixtransistor cells with transistors of the same size.

Journal

Russian MicroelectronicsSpringer Journals

Published: Nov 4, 2015

References

You’re reading a free preview. Subscribe to read the entire article.


DeepDyve is your
personal research library

It’s your single place to instantly
discover and read the research
that matters to you.

Enjoy affordable access to
over 18 million articles from more than
15,000 peer-reviewed journals.

All for just $49/month

Explore the DeepDyve Library

Search

Query the DeepDyve database, plus search all of PubMed and Google Scholar seamlessly

Organize

Save any article or search result from DeepDyve, PubMed, and Google Scholar... all in one place.

Access

Get unlimited, online access to over 18 million full-text articles from more than 15,000 scientific journals.

Your journals are on DeepDyve

Read from thousands of the leading scholarly journals from SpringerNature, Elsevier, Wiley-Blackwell, Oxford University Press and more.

All the latest content is available, no embargo periods.

See the journals in your area

DeepDyve

Freelancer

DeepDyve

Pro

Price

FREE

$49/month
$360/year

Save searches from
Google Scholar,
PubMed

Create lists to
organize your research

Export lists, citations

Read DeepDyve articles

Abstract access only

Unlimited access to over
18 million full-text articles

Print

20 pages / month

PDF Discount

20% off