Access the full text.
Sign up today, get DeepDyve free for 14 days.
Loading next page...
/lp/springer_journal/a-0-18-upmu-m-cmos-voltage-multiplier-arrangement-for-rf-energy-aGlkf2jfa5
References (30)
-
S. Chouhan, Marko Nurmi, K. Halonen (2016)
Efficiency enhanced voltage multiplier circuit for RF energy harvestingMicroelectron. J., 48
-
Jarno Salomaa, M. Pulkkinen, K. Halonen (2016)
A microwatt switched-capacitor voltage doubler-based voltage regulator for ultra-low power energy harvesting systemsAnalog Integrated Circuits and Signal Processing, 88
-
Xiao Lu, Ping Wang, D. Niyato, Dong Kim, Zhu Han (2014)
Wireless Networks With RF Energy Harvesting: A Contemporary SurveyIEEE Communications Surveys & Tutorials, 17
-
T. Umeda, H. Yoshida, S. Sekine, Y. Fujita, Takuji Suzuki, S. Otaka (2006)
A 950-MHz rectifier circuit for sensor network tags with 10-m distanceIEEE Journal of Solid-State Circuits, 41
-
M. Abouzied, E. Sánchez-Sinencio (2015)
Low-Input Power-Level CMOS RF Energy-Harvesting Front EndIEEE Transactions on Microwave Theory and Techniques, 63
-
S. Mandal, R. Sarpeshkar (2007)
Low-Power CMOS Rectifier Design for RFID ApplicationsIEEE Transactions on Circuits and Systems I: Regular Papers, 54
-
H Nakamoto, D Yamazaki, T Yamamoto, H Kurata, S Yamada, K Mukaida (2007)
A passive UHF RF identification CMOS tag IC using ferroelectric RAM in 0.35 $$\mu $$ μ m technologyIEEE Journal of Solid-State Circuits, 42
-
Z. Hameed, K. Moez (2014)
Hybrid Forward and Backward Threshold-Compensated RF-DC Power Converter for RF Energy HarvestingIEEE Journal on Emerging and Selected Topics in Circuits and Systems, 4
-
B. Pham, A. Pham (2013)
Triple bands antenna and high efficiency rectifier design for RF energy harvesting at 900, 1900 and 2400 MHz2013 IEEE MTT-S International Microwave Symposium Digest (MTT)
-
Lin Cheng, W. Ki, Yan Lu, Tak-Sang Yim (2016)
Adaptive On/Off Delay-Compensated Active Rectifiers for Wireless Power Transfer SystemsIEEE Journal of Solid-State Circuits, 51
-
Mahima Arrawatia, M. Baghini, G. Kumar (2015)
Differential Microstrip Antenna for RF Energy HarvestingIEEE Transactions on Antennas and Propagation, 63
-
Cheng Huang, T. Kawajiri, H. Ishikuro (2016)
A Near-Optimum 13.56 MHz CMOS Active Rectifier With Circuit-Delay Real-Time Calibrations for High-Current Biomedical ImplantsIEEE Journal of Solid-State Circuits, 51
-
Shu-Yi Wong, Chunhong Chen (2011)
Power efficient multi-stage CMOS rectifier design for UHF RFID tagsIntegr., 44
-
H. Nakamoto, D. Yamazaki, T. Yamamoto, H. Kurata, S. Yamada, K. Mukaida, T. Ninomiya, T. Ohkawa, S. Masui, K. Gotoh (2007)
A Passive UHF RF Identification CMOS Tag IC Using Ferroelectric RAM in 0.35-$\mu{\hbox {m}}$ TechnologyIEEE Journal of Solid-State Circuits, 42
-
S. Chouhan, K. Halonen (2015)
A novel cascading scheme to improve the performance of voltage multiplier circuitsAnalog Integrated Circuits and Signal Processing, 84
-
K. Kotani, Atsushi Sasaki, T. Ito (2009)
High-Efficiency Differential-Drive CMOS Rectifier for UHF RFIDsIEEE Journal of Solid-State Circuits, 44
-
Cheng Li, Tai-Cheng Lee (2014)
2.4-GHz High-Efficiency Adaptive PowerIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 22
-
P. Theilmann, C. Presti, D. Kelly, P. Asbeck (2012)
A $\mu$ W Complementary Bridge Rectifier With Near Zero Turn-on Voltage in SOS CMOS for Wireless Power SuppliesIEEE Transactions on Circuits and Systems I: Regular Papers, 59
-
J. Dickson (1976)
On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier techniqueIEEE Journal of Solid-state Circuits, 11
-
PT Theilmann, CD Presti, DJ Kelly, PM Asbeck (2012)
A $$\mu $$ μ W complementary bridge rectifier with near zero turn-on voltage in SOS CMOS for wireless power suppliesIEEE Transactions on Circuits and Systems I: Regular Papers, 59
-
S. Chouhan, K. Halonen (2016)
Voltage multiplier arrangement for heavy load conditions in RF energy harvesting2016 IEEE Nordic Circuits and Systems Conference (NORCAS)
-
K. Gharehbaghi, O. Zorlu, F. Koçer, H. Kulah (2015)
Auto-calibrating threshold compensation technique for RF energy harvesters2015 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)
-
Yuan-Sing Chang, S. Chouhan, K. Halonen (2017)
A scheme to improve PCE of differential-drive CMOS rectifier for low RF input powerAnalog Integrated Circuits and Signal Processing, 90
-
Hongcheng Xu, M. Ortmanns (2011)
A Temperature and Process Compensated Ultralow-Voltage Rectifier in Standard Threshold CMOS for Energy-Harvesting ApplicationsIEEE Transactions on Circuits and Systems II: Express Briefs, 58
-
Li-Ying Chen, L. Mao, Xiao-Zong Huang (2011)
Design and analysis of a low power passive UHF RFID transponder ICAnalog Integrated Circuits and Signal Processing, 66
-
M. Ouda, W. Khalil, K. Salama (2017)
Self-Biased Differential Rectifier With Enhanced Dynamic Range for Wireless PoweringIEEE Transactions on Circuits and Systems II: Express Briefs, 64
-
R. Baker, Harry Li, D. Boyce (1997)
CMOS Circuit Design, Layout, and Simulation -
H. Visser, R. Vullers (2013)
RF Energy Harvesting and Transport for Wireless Sensor Network Applications: Principles and RequirementsProceedings of the IEEE, 101
-
K. Fricke, Ziyu Wang, R. Sobot (2014)
In-vitro RF characterization of implantable telemetry systemAnalog Integrated Circuits and Signal Processing, 81
-
A. Hashim, F. Mustafa, S. Rahman, A. Rahman (2011)
Dual-Functional On-Chip AlGaAs/GaAs Schottky Diode for RF Power Detection and Low-Power Rectenna ApplicationsSensors (Basel, Switzerland), 11
- Publisher
- Springer Journals
- Copyright
- Copyright © 2017 by Springer Science+Business Media, LLC
- Subject
- Engineering; Circuits and Systems; Electrical Engineering; Signal,Image and Speech Processing
- ISSN
- 0925-1030
- eISSN
- 1573-1979
- DOI
- 10.1007/s10470-017-1001-8
- Publisher site
- See Article on Publisher Site
Abstract
This work presents a two-stage voltage multiplier (VM) useful in RF energy harvesting based applications. The proposed circuit is based on the conventional differential drive rectifier, in which the input RF signal has been level shifted using a simple arrangement. This signal is then used to drive the next stage, which has been formed by using gate cross-coupled transistors. As a result, the load driving capability of the proposed architecture increases. The load in this work has been emulated in terms of a parallel RC circuit. The architecture has been implemented using standard 0.18 $$\mu$$ μ m CMOS technology. The measurements of the two-stage conventional VM (CVM) and proposed VM circuits were performed at ISM frequencies 13.56, 433, 915 MHz and 2.4 GHz for R $$_L$$ L of values 1, 5, 10, 3 and 100 K $$\Omega$$ Ω with a fixed value of C $$_L$$ L equal to 20 pF. The performance evaluation has been done in terms of the power conversion efficiency (PCE) and average output DC voltage. The measured results show an improvement in PCE of 5% (minimum) for 13.56, 433 and 915 MHz frequencies, and up to 2% improvement for a frequency value of 2.4 GHz at the targeted load condition of 5 K $$\Omega ||$$ Ω | | 20 pF, when compared with the measured results of the CVM circuit.
Journal
Analog Integrated Circuits and Signal Processing – Springer Journals
Published: Jun 23, 2017