Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

High-level Estimation and Exploration of Reliability for Multi-Processor System-on-ChipSystem-Level Reliability Exploration

High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip:... [System-level reliability focuses on the problem of executing specific applications correctly on multi/many core systems. The literature on such issues can be classified in two directions: reliable task mapping and reliable network design. In this chapter two techniques to enhance reliability in system-level design are proposed.] http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png

High-level Estimation and Exploration of Reliability for Multi-Processor System-on-ChipSystem-Level Reliability Exploration

Download PDF
21 pages

Loading next page...
 
/lp/springer-journals/high-level-estimation-and-exploration-of-reliability-for-multi-S6TlNi8MhM

References (0)

References for this paper are not available at this time. We will be adding them shortly, thank you for your patience.

Publisher
Springer Singapore
Copyright
© Springer Science+Business Media Singapore 2018
ISBN
978-981-10-1072-9
Pages
155 –176
DOI
10.1007/978-981-10-1073-6_7
Publisher site
See Chapter on Publisher Site

Abstract

[System-level reliability focuses on the problem of executing specific applications correctly on multi/many core systems. The literature on such issues can be classified in two directions: reliable task mapping and reliable network design. In this chapter two techniques to enhance reliability in system-level design are proposed.]

Published: Jun 24, 2017

There are no references for this article.