Access the full text.
Sign up today, get DeepDyve free for 14 days.
J. Govaerts, W. Christiaens, E. Bosman, J. Vanfleteren (2009)
Fabrication Processes for Embedding Thin Chips in Flat Flexible SubstratesIEEE Transactions on Advanced Packaging, 32
L. Boettcher, A. Ostmann, D. Manessis, S. Karaszkiewicz, H. Reichl (2010)
Next Generation System in a Package Manufacturing by Embedded Chip TechnologiesJournal of microelectronics and electronic packaging, 2010
J. Balde (2003)
Foldable Flex and Thinned Silicon Multichip Packaging Technology
W. Christiaens, E. Bosman, J. Vanfleteren (2010)
UTCP: A Novel Polyimide-Based Ultra-Thin Chip Packaging TechnologyIEEE Transactions on Components and Packaging Technologies, 33
L. Boettcher, D. Manessis, A. Ostmann, S. Karaszkiewicz, H. Reichl (2008)
Embedding of Chips for System in Package realization - Technology and Applications2008 3rd International Microsystems, Packaging, Assembly & Circuits Technology Conference
M. Feil, C. Alder, G. Klink, M. König, C. Landesberger, S. Scherbaum, G. Schwinn, H. Spöhrle (2003)
Ultra thin ICs and MEMS elements: techniques for wafer thinning, stress-free separation, assembly and interconnectionMicrosystem Technologies, 9
K. Chen, R. Zenner, M. Ameson, D. Mountain (1999)
Ultra-thin electronic device package1999 Proceedings. 49th Electronic Components and Technology Conference (Cat. No.99CH36299)
J. Burghartz (2010)
Ultra-thin Chip Technology and Applications
L. Boettcher, D. Manessis, A. Neumann, A. Ostmann, H. Reichl
Chip embedding by chip in polymer technology
S. Priyabadini, A. Gielen, K. Dhaenens, W. Christiaens, S. Put, G. Kunkel, A. Petersen, J. Vanfleteren (2011)
3D-stacking of UTCPs as a module miniaturization technology, 2011
C. Banda, R.W. Johnson, Tan Zhang, Z. Hou, H. Charles (2008)
Flip Chip Assembly of Thinned Silicon Die on Flex SubstratesIEEE Transactions on Electronics Packaging Manufacturing, 31
Liang Wang, T. Sterken, M. Cauwe, D. Cuypers, J. Vanfleteren (2012)
Fabrication and Characterization of Flexible Ultrathin Chip Package Using Photosensitive PolyimideIEEE Transactions on Components, Packaging and Manufacturing Technology, 2
E. Angelopoulos, M. Zimmermann, W. Appel, S. Endler, S. Ferwana, C. Harendt, T. Hoang, Andreas Pruemm, J. Burghartz (2010)
Ultra-thin chip technology for system-in-foil applications2010 International Electron Devices Meeting
J. Burghartz, W. Appel, H. Rempp, M. Zimmermann (2009)
A New Fabrication and Assembly Process for Ultrathin ChipsIEEE Transactions on Electron Devices, 56
S. Endler, H. Rempp, C. Harendt, J. Burghartz (2011)
Compensation of externally applied mechanical stress by stacking of ultra-thin chips2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC)
Purpose – Ultra‐thin chip packaging (UTCP) is one of the flexible assembly technologies, by which thinned dies are encapsulated inside spin‐coated dielectric films. For sake of higher density integration and bending stress suppression, two UTCPs can be stacked vertically. The purpose of this paper is to present an improved UTCP process flow to embed thinned chip in a symmetric dielectric sandwich for a flat topography. The UTCP flat top surface is suitable for metallization and further 3D stacking. Design/methodology/approach – In the new process, a central photosensitive polyimide film is introduced, in which a cavity is made for the embedded chip. The cavity is defined by lithography using the chip itself as a photo‐mask. In this way, the cavity size and position is self‐aligned to the chip. The chip thickness is compensated by the surrounding central layer, and a UTCP with flat topography (flat UTCP) is realized after top dielectric deposition. Findings – A batch of daisy chain test vehicles was produced. The feasibility of the process flow is verified by optical and electrical measurements. The result shows 100 percent yield, which is much better than previous work. A thermal humidity test showed no significant degradation of the flat UTCPs after 1,000 hours. Originality/value – High yield fabrication of flat UTCP is first shown. An innovative self‐alignment lithography step is introduced to make a cavity in dielectric for chip thickness compensation by using the chip itself as a photo‐mask.
Circuit World – Emerald Publishing
Published: Nov 15, 2013
Keywords: Flexible circuits; Assembly; Thinned chip
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.