Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

Reliability evaluation and modeling of high density electronic packages

Reliability evaluation and modeling of high density electronic packages Purpose – The purpose of this paper is to describe key failure mechanisms observed during the development of the advanced packaging technology. Extensive accelerated stress tests are conducted to collect failure data and understand failure characteristics and failure trends. The results will be useful for design improvement and failure rate predictions. Design/methodology/approach – High density chip scale packages (CSP) are developed to meet the needs for high performance and small form‐factor products, but with reduced process procedures and product cost. Test‐to‐failure approaches are applied to evaluate the failure rate and reliability models instead of compliance qualification testing approaches. Findings – The study shows Cu‐trace cracking failure can be treated as random failures and analyzed using a constant failure rate approach. The acceleration factor for the Cu‐trace cracking failure mechanism exhibits a large power exponent comparing to the parameters used in reference models. In addition, the solder joint failure data collected through the study do not fit well with the well‐known solder fatigue life model. Moreover, the test results affirm the test‐to‐failure approach adopted in data collection is providing more accurate failure characteristics compared to the compliance qualification testing approach. Practical implications – The paper shows that the reliability performance of package technology can be improved by enhancing the package design, improving manufacturing processes and materials optimization. Originality/value – This is an original research paper and the test‐to‐failure approach in the reliability study helps provide realistic reliability predictions. http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png Microelectronics International Emerald Publishing

Reliability evaluation and modeling of high density electronic packages

Liyu Yang; Joseph Bernstein
Microelectronics International , Volume 29 (1): 7 – Jan 20, 2012
Download PDF
7 pages

Loading next page...
 
/lp/emerald-publishing/reliability-evaluation-and-modeling-of-high-density-electronic-bV0dH2oXDu
Publisher
Emerald Publishing
Copyright
Copyright © 2012 Emerald Group Publishing Limited. All rights reserved.
ISSN
1356-5362
DOI
10.1108/13565361211219121
Publisher site
See Article on Publisher Site

Abstract

Purpose – The purpose of this paper is to describe key failure mechanisms observed during the development of the advanced packaging technology. Extensive accelerated stress tests are conducted to collect failure data and understand failure characteristics and failure trends. The results will be useful for design improvement and failure rate predictions. Design/methodology/approach – High density chip scale packages (CSP) are developed to meet the needs for high performance and small form‐factor products, but with reduced process procedures and product cost. Test‐to‐failure approaches are applied to evaluate the failure rate and reliability models instead of compliance qualification testing approaches. Findings – The study shows Cu‐trace cracking failure can be treated as random failures and analyzed using a constant failure rate approach. The acceleration factor for the Cu‐trace cracking failure mechanism exhibits a large power exponent comparing to the parameters used in reference models. In addition, the solder joint failure data collected through the study do not fit well with the well‐known solder fatigue life model. Moreover, the test results affirm the test‐to‐failure approach adopted in data collection is providing more accurate failure characteristics compared to the compliance qualification testing approach. Practical implications – The paper shows that the reliability performance of package technology can be improved by enhancing the package design, improving manufacturing processes and materials optimization. Originality/value – This is an original research paper and the test‐to‐failure approach in the reliability study helps provide realistic reliability predictions.

Journal

Microelectronics International – Emerald Publishing

Published: Jan 20, 2012

Keywords: Packaging; Packaging processes; Reliability management; Electronic packages; Failure mechanisms; Failure rate; Reliability modelling; Thermal cycling

References

  • The investigation of modified Norris‐Landzberg acceleration models for reliability assessment of BGA packages
    Chung, K.J.; Yang, L.; Wang, B.W.; Wu, C.C.
  • A study of effects of cyclic thermal stress on a ductile metal
    Coffin, L.F.; Schenectady, N.Y.
  • Effects of dwell time and ramp rate on lead‐free solder joints in FCBGA packages
    Fan, X.J.; Raiser, G.; Vasudevan, V.
  • Advanced packaging: the redistributed chip package
    Keser, B.; Amrine, C.; Trung, D.; Hayes, S.; Leal, G.; Lytle, W.; Mitchell, D.; Wenzel, R.
  • Reliability of controlled collapse interconnections
    Norris, K.C.; Landzberg, A.H.
  • An acceleration model for Sn‐Ag‐Cu solder joint reliability under various thermal cycle conditions
    Pan, N.
  • Acceleration factors for lead‐free solder materials
    Salmela, O.
  • Failure rate estimation of known failure mechanisms of electronic packages
    Yang, L.; Bernstein, J.B.
  • Assessment of acceleration models used for BGA solder joint reliability studies
    Yang, L.; Bernstein, J.B.; Koschmieder, T.