Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

Recent advances in wire bonding, flip chip and lead‐free solder for advanced microelectronics packaging

Recent advances in wire bonding, flip chip and lead‐free solder for advanced microelectronics... Purpose – This paper seeks to review recent advances in wire bonding, flip chip and lead‐free solder for advanced microelectronics packaging. Design/methodology/approach – Of the 91 journal papers, 59 were published in 2005‐2007 and topics related to wire bonding, flip chip and lead‐free solder for advanced microelectronics packaging are reviewed. Findings – Research on advanced wire bonding is continuously performed for advanced and complex applications such as stacked‐dies wire bonding, wire bonding of low‐ k ultra‐fine‐pitch devices, and copper wire bonding. Owing to its many advantages, flip chip using adhesive has gained more popularity. Research on the reliability of lead‐free solder joints is being conducted world‐wide. The new challenges, solutions and new developments are discussed in this paper. Research limitations/implications – Because of page limitation of this review paper and the large number of the journal papers available, only a brief review is conducted. Further reading is needed for more details. Originality/value – This review paper attempts to provide introduction to recent developments and the trends in terms of the topics for advanced microelectronics packaging. With the references provided, readers may explore more deeply, focusing on a particular issue. http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png Microelectronics International Emerald Publishing

Recent advances in wire bonding, flip chip and lead‐free solder for advanced microelectronics packaging

Z.W. Zhong; T.Y. Tee; J‐E. Luan
Microelectronics International , Volume 24 (3): 9 – Jul 31, 2007
Download PDF
9 pages

Loading next page...
 
/lp/emerald-publishing/recent-advances-in-wire-bonding-flip-chip-and-lead-free-solder-for-i24NjHuiRj
Publisher
Emerald Publishing
Copyright
Copyright © 2007 Emerald Group Publishing Limited. All rights reserved.
ISSN
1356-5362
DOI
10.1108/13565360710779154
Publisher site
See Article on Publisher Site

Abstract

Purpose – This paper seeks to review recent advances in wire bonding, flip chip and lead‐free solder for advanced microelectronics packaging. Design/methodology/approach – Of the 91 journal papers, 59 were published in 2005‐2007 and topics related to wire bonding, flip chip and lead‐free solder for advanced microelectronics packaging are reviewed. Findings – Research on advanced wire bonding is continuously performed for advanced and complex applications such as stacked‐dies wire bonding, wire bonding of low‐ k ultra‐fine‐pitch devices, and copper wire bonding. Owing to its many advantages, flip chip using adhesive has gained more popularity. Research on the reliability of lead‐free solder joints is being conducted world‐wide. The new challenges, solutions and new developments are discussed in this paper. Research limitations/implications – Because of page limitation of this review paper and the large number of the journal papers available, only a brief review is conducted. Further reading is needed for more details. Originality/value – This review paper attempts to provide introduction to recent developments and the trends in terms of the topics for advanced microelectronics packaging. With the references provided, readers may explore more deeply, focusing on a particular issue.

Journal

Microelectronics International – Emerald Publishing

Published: Jul 31, 2007

Keywords: Wires; Joining process; Soldering

References

  • Assembly and reliability of PBGA packages on FR‐4 PCBs with SnAgCu solder
    Arulvanan, P.; Zhong, Z.W.
  • Quantification of processing damage in porous low dielectric constant films
    Baklanov, M.R.; Mogilnikov, K.P.; Le, Q.T.
  • Characterisation of electroplated Sn/Ag solder bumps
    Bigas, M.; Cabruja, E.
  • High density of electrodeposited Sn/Ag bumps for flip chip connection
    Bigas, M.; Cabruja, E.
  • High‐temperature reliability of flip chip assemblies
    Braun, T.; Becker, K.F.; Koch, M.; Bader, V.; Aschenbrenner, R.; Reichl, H.
  • Challenges in advanced metallization schemes
    Brillouet, M.
  • Flip‐chip packaging of piezoresistive pressure sensors
    Campabadal, F.; Carreras, J.L.; Cabruja, E.
  • Failure analysis techniques for lead‐free solder joints
    Castello, T.; Rooney, D.; Shangguan, D.
  • Study of under bump metallisation barrier layer for lead‐free solder
    Chan, K.C.; Zhong, Z.W.; Ong, K.W.
  • Finite element analysis of fleXBGA reliability
    Chen, G.; Chen, X.
  • Cu surface treatment influence on Si adsorption properties of CuSiN self‐aligned barriers for sub‐65 nm technology node
    Chhun, S.; Gosset, L.G.; Michelon, J.; Girault, V.; Vitiello, J.; Hopstaken, M.; Courtas, S.; Debauche, C.; Bancken, P.H.L.; Gaillard, N.
  • Impact of environmental regulations on green electronics manufacture
    Ciocci, R.; Pecht, M.
  • Learning from the migration to lead‐free solder
    Ciocci, R.; Pecht, M.
  • Sea‐of‐leads MEMSI/O interconnects for low‐k IC packaging
    Dang, B.; Bakir, M.S.; Patel, C.S.; Thacker, H.D.; Meindl, J.D.
  • Nanometer range: a new theoretical challenge for microelectronics and optoelectronics
    Eloy, J‐F.; Depeyrot, M.
  • Tether‐ and post‐enabled flip‐chip assembly for manufacturable RF‐MEMS
    Faheem, F.F.; Lee, Y.C.
  • Reliability of ACA bonded flip chip joints on LCP and PI substrates
    Frisk, L.; Cumini, A.
  • The effects of chip and substrate thickness on the reliability of ACA bonded flip chip joints
    Frisk, L.; Kokko, K.
  • Flip chip attachment on flexible LCP substrate using an ACF
    Frisk, L.; Ristolainen, E.
  • Development of capillaries for wire bonding of low‐k ultra‐fine‐pitch devices
    Goh, K.S.; Zhong, Z.W.
  • Test chip and substrate design for flip chip microelectronic package thermal measurements
    Goh, T.J.; Chiu, C.P.; Seetharamu, K.N.; Quadir, G.A.; Zainal, Z.A.
  • Cu/barrier CMP on porous low‐k based interconnect schemes
    Gottfried, K.; Schubert, I.; Schulz, S.E.; Gessner, T.
  • Magnetically bistable actuator: Part 2
    Gray, J.G.D.; Prophet, E.M.; Zhu, L.; Kohl, P.A.
  • Evaluation of lead‐free SnAg solder ball deposition and reflow processes for flip chip applications
    Helneder, J.; Hoyler, C.; Schneegans, M.; Torwesten, H.
  • Challenges in the implementation of low‐k dielectrics in the back‐end of line
    Hoofman, R.J.O.M.; Verheijden, G.J.A.M.; Michelon, J.; Iacopi, F.; Travaly, Y.; Baklanov, M.R.; Tokei, Z.; Beyer, G.P.
  • The quest of porous ELK materials for high performance logic technologies
    Hsia, C.C.
  • The reliability assessment of flip chip components
    Huang, C.Y.
  • Microcontacts with sub‐30 (mu)m pitch for 3D chip‐on‐chip integration
    Huebner, H.; Penka, S.; Barchmann, B.; Eigner, M.; Gruber, W.; Nobis, M.; Janka, S.; Kristen, G.; Schneegans, M.
  • Design concept for wire‐bonding reliability improvement by optimizing position in power devices
    Ishiko, M.; Usui, M.; Ohuchi, T.; Shirai, M.
  • Sub process challenges in ultra fine pitch stencil printing of type‐6 and type‐7 Pb‐free solder pastes for flip chip assembly applications
    Jackson, G.J.; Hendriksen, M.W.; Kay, R.W.; Desmulliez, M.; Durairaj, R.K.; Ekere, N.N.
  • A numerical failure analysis on lead breakage issues of ultra fine pitch flip chip‐on‐flex and tape carrier packages during chip/film assembly process
    Jang, C.; Han, S.; Kim, H.; Kang, S.
  • Effect of rapid solidification on structure and properties of some lead‐free solder alloys
    Kamal, M.; Gouda, E.S.
  • Scanning white light interferometry in quality control of single‐point tape automated bonding
    Kassamakov, I.V.; Seppanen, H.O.; Oinonen, M.J.; Haeggstrom, E.O.; Osterberg, J.M.; Aaltonen, J.P.; Saarikko, H.; Radivojevic, Z.P.
  • Width optimization of global inductive VLSI interconnects
    Kaushik, B.K.; Sarkar, S.; Agarwal, R.P.
  • Effect of substrate metallization on mechanical properties of Sn‐3.5Ag BGA solder joints with multiple reflows
    Koo, J‐M.; Jung, S‐B.
  • Optimal design towards enhancement of board‐level thermomechanical reliability of wafer‐level chip‐scale packages
    Lai, Y.S.; Wang, T.H.
  • Optimization of thermomechanical reliability of board‐level package‐on‐package stacking assembly
    Lai, Y.S.; Wang, T.H.; Wang, C.C.
  • Examination of board‐level drop reliability of package‐on‐package stacking assemblies of different structural configurations
    Lai, Y‐S.; Yeh, C‐L.; Wang, C‐C.
  • Dependence of CMP‐induced delamination on number of low‐k dielectric films stacked
    Leduc, P.; Farjot, T.; Savoye, M.; Demas, A‐C.; Maitrejean, S.; Passemard, G.
  • Effects of TMF heating rates on damage accumulation and resultant mechanical behavior of Sn‐Ag based solder joints
    Lee, J.G.; Subramanian, K.N.
  • Application of artificial intelligence for the determination of package parameters for a desired solder joint fatigue life
    Lee, K.O.; Ong, K.E.; Seetharamu, K.N.; Azid, I.A.; Quadir, G.A.; Goh, T.J.
  • High performance anisotropic conductive adhesives for lead‐free interconnects
    Li, Y.; Wong, C.P.
  • Chip packaging challenges… a roadmap based overview
    Longford, A.
  • Thermal deformation measurement of electronic packages using the atomic force microscope scanning moire technique
    Lu, Y.G.; Zhong, Z.W.; Yu, J.; Xie, H.M.; Ngoi, B.K.A.; Chai, G.B.; Asundi, A.
  • Reliability of high temperature solder alternatives
    McCluskey, F.P.; Dash, M.; Wang, Z.; Huff, D.
  • Finite element analysis and simulation of adhesive bonding, soldering and brazing ‐ an addendum: a bibliography (1996‐2002)
    Mackerle, J.
  • Coatings and surface modification technologies: a finite element bibliography (1995‐2005)
    MacKerle, J.
  • Technical challenges of stencil printing technology for ultra fine pitch flip chip bumping
    Manessis, D.; Patzelt, R.; Ostmann, A.; Aschenbrenner, R.; Reichl, H.
  • Minimizing flux spatter during lead‐free reflow assembly
    Manjunath, D.; Iyer, S.; Eckel, S.; Damodaran, P.; Srihari, K.
  • Morphology changes in solder joints‐experimental evidence and physical understanding
    Muller, W.H.
  • Thermal analysis of a silicon wafer processing combination bake‐chill station used in microlithography
    Narasimhan, A.
  • BCB contact printing for patterned adhesive full‐wafer bonded 0‐level packages
    Oberhammer, J.; Stemme, G.
  • Nondestructive characterization of sub‐surface damage in rotational ground silicon wafers by laser acoustics
    Paehler, D.; Schneider, D.; Herben, M.
  • The evaluation of different base materials for high density flip chip on flex applications
    Palm, P.; Maattanen, J.; Picault, A.; De Maquille, Y.
  • Comparison of different flex materials in high density flip chip on flex applications
    Palm, P.; Maattanen, J.; De Maquille, Y.; Picault, A.; Vanfleteren, J.; Vandecasteele, B.
  • Modern IC packaging trends and their reliability implications
    Plieninger, R.; Dittes, M.; Pressel, K.
  • A reliability study of the lead‐free solder connections of miniature chip components on hybrid circuits
    Rocak, D.; Macek, S.; Sitek, J.; Hrovat, M.; Bukat, K.; Drozd, Z.
  • Fatigue analysis of miniaturized lead‐free solder contacts based on a novel test concept
    Roellig, M.; Dudek, R.; Wiese, S.; Boehme, B.; Wunderle, B.; Wolter, K‐J.; Michel, B.
  • Deformation analysis of Au wire bonding
    Saiki, H.; Marumo, Y.; Nishitake, H.; Uemura, T.; Yotsumoto, T.
  • Investigations of the influence of dicing techniques on the strength properties of thin silicon
    Schoenfelder, S.; Ebert, M.; Landesberger, C.; Bock, K.; Bagdahn, J.
  • Wire‐bonding process development for low‐k materials
    Tan, J.; Zhong, Z.W.; Ho, H.M.
  • Integrated vapor pressure, hygroswelling, and thermo‐mechanical stress modeling of QFN package during reflow with interfacial fracture mechanics analysis
    Tee, T.Y.; Zhong, Z.
  • Board level solder joint reliability analysis and optimization of pyramidal stacked die BGA packages
    Tee, T.Y.; Zhong, Z.W.
  • Board level solder joint reliability analysis of stacked die mixed flip‐chip and wirebond BGA
    Tee, T.Y.; Ng, H.S.; Zhong, Z.W.
  • Board‐level solder joint reliability analysis of thermally enhanced BGAs and LGAs
    Tee, T.Y.; Ng, H.S.; Zhong, Z.W.; Zhou, J.
  • Impact life prediction modeling of TFBGA packages under board level drop test
    Tee, T.Y.; Ng, H.S.; Lim, C.T.; Pek, E.; Zhong, Z.
  • Delamination and solder flow‐out in underfilled and Pb‐free flip chips on laminate
    Van Kleef, M.; Bielen, J.; Gulpen, J.; Ramos, M.
  • Thermal cycling reliability of SnAgCu and SnPb solder joints: a comparison for several IC‐packages
    Vandevelde, B.; Gonzalez, M.; Limaye, P.; Ratchev, P.; Beyne, E.
  • New techniques to characterize properties of advanced dielectric barriers for sub‐65 nm technology node
    Vitiello, J.; Ducote, V.; Farcy, A.; Gosset, L.G.; Le‐Friec, Y.; Hopstaken, M.; Jullian, S.; Cordeau, M.; Ailhas, C.; Chapelon, L.L.
  • Determination of packaging material properties utilizing image correlation techniques
    Vogel, D.; Kuhnert, R.; Dost, M.; Michel, B.
  • Failure probability of wire bonding packages
    Wang, F.; Wang, Y.Y.; Lu, C.
  • Flexible electronics: silicon meets paper and beyond
    Whitmarsh, J.
  • Microelectronics – flip the chip
    Wong, C.P.; Luo, S.J.; Zhang, Z.Q.
  • High resolution AFM scanning moire method and its application to the micro‐deformation in the BGA electronic package
    Xie, H.M.; Asundi, A.; Boay, C.G.; Lu, Y.G.; Yu, J.; Zhong, Z.W.; Ngoi, B.K.A.
  • A cohesive zone model for low cycle fatigue life prediction of solder joints
    Yang, Q.D.; Shim, D.J.; Spearing, S.M.
  • Evaluation of board‐level reliability of electronic packages under consecutive drops
    Yeh, C.L.; Lai, Y.S.; Kao, C.L.
  • Macro‐micro modelling of moisture induced stresses in an ACF flip chip assembly
    Yin, C.Y.; Lu, H.; Bailey, C.; Chan, Y.C.
  • Surface integrity of silicon wafers in ultra precision machining
    Young, H.T.; Liao, H.T.; Huang, H.Y.
  • Application of virtual crack closure integral method for interface cracks in low‐k integrated circuit devices under thermal load
    Zhao, J.H.
  • Assembly and reliability of flip chip on boards using ACAs or eutectic solder with underfill
    Zhong, Z.
  • Reliability of FCOB with and without encapsulation
    Zhong, Z.
  • Stud bump bond packaging with reduced process steps
    Zhong, Z.W.
  • Analysis and experiments of ball deformation for ultra‐fine‐pitch wire bonding
    Zhong, Z.W.; Goh, K.S.
  • Investigation of ultrasonic vibrations of wire‐bonding capillaries
    Zhong, Z.W.; Goh, K.S.
  • Grinding of silicon and glass using a new dressing device and an improved coolant system
    Zhong, Z.W.; Lee, W.Y.
  • Effects of sintering process conditions on size shrinkages of low‐temperature co‐fired ceramic substrate
    Zhong, Z.W.; Arulvanan, P.; Ang, C.F.
  • Effects of thermally induced optical fiber shifts in V‐groove arrays for optical MEMS
    Zhong, Z.W.; Lim, S.C.; Asundi, A.
  • Deformations of a simplified flip chip structure under thermal testing inspected using a real‐time moire technique
    Zhong, Z.W.; Wong, K.W.; Shi, X.Q.
  • Study of factors affecting the hardness of ball bonds in copper wire bonding
    Zhong, Z.W.; Ho, H.M.; Tan, Y.C.; Tan, W.C.; Goh, H.M.; Toh, B.H.; Tan, J.
  • The effect of temperature and strain rate on the tensile properties of a Sn99.3Cu0.7(Ni) lead‐free solder alloy
    Zhu, F.; Zhang, H.; Guan, R.; Liu, S.
  • Fabrication and characterization of buried silicide layers on SOI substrates for BICMOS‐applications
    Zimmermann, S.; Zhao, Q.T.; Trui, B.; Wiemer, M.; Kaufmann, C.; Mantl, S.; Dudek, V.; Gessner, T.