Access the full text.
Sign up today, get DeepDyve free for 14 days.
C. Singh, Anisha Pathania, K. Sharma, Jaya Madan, Rajnish Sharma (2019)
Design of an Integrator-Differentiator Block For a Transimpedance Amplifier Using $0.18\mu \mathrm{m}$ Technology2019 Devices for Integrated Circuit (DevIC)
D. Djekic, G. Fantner, J. Behrends, K. Lips, M. Ortmanns, J. Anders (2017)
A transimpedance amplifier using a widely tunable PVT-independent pseudo-resistor for high-performance current sensing applicationsESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference
Wei-Ming Chen, H. Chiueh, Tsan-Jieh Chen, Chia-Lun Ho, Chi Jeng, M. Ker, Chun-Yu Lin, Ya-Chun Huang, Chia-Wei Chou, Tsun-Yuan Fan, Ming-Seng Cheng, Y. Hsin, Sheng-Fu Liang, Yu-Lin Wang, Fu-Zen Shaw, Yu-Hsing Huang, Chia-Hsiang Yang, Chung-Yu Wu (2013)
A Fully Integrated 8-Channel Closed-Loop Neural-Prosthetic CMOS SoC for Real-Time Epileptic Seizure ControlIEEE Journal of Solid-State Circuits, 49
Kai-Wen Yao, C. Gong, Shan-Ci Yang, M. Shiue (2011)
Design of a neural recording amplifier with tunable pseudo resistors2011 IEEE International SOC Conference
K. Sharma, Anisha Pathania, R. Pandey, Jaya Madan, Rajnish Sharma (2021)
MOS based pseudo-resistors exhibiting Tera Ohms of Incremental Resistance for biomedical applications: Analysis and proof of conceptIntegr., 76
R. Puddu, Caterina Carboni, Lorenzo Bisoni, G. Barabino, D. Pani, L. Raffo, M. Barbaro (2017)
A Precision Pseudo Resistor Bias Scheme for the Design of Very Large Time Constant FiltersIEEE Transactions on Circuits and Systems II: Express Briefs, 64
K. Sharma, R. Sharma (2017)
Highly consistent bulk driven quasi floating gate (BDQFG) PMOS pseudo-resistor design and implementation in 0.18 micron meter technology2017 IEEE Region 10 Conference (TENCON)
C. Popa, D. Coada (2003)
A new linearization technique for a CMOS differential amplifier using bulk-driven weak inversion MOS transistorsSignals, Circuits and Systems, 2003. SCS 2003. International Symposium on, 2
Erhan Ozalevli, P. Hasler (2008)
Tunable Highly Linear Floating-Gate CMOS Resistor Using Common-Mode Linearization TechniqueIEEE Transactions on Circuits and Systems I: Regular Papers, 55
Carolina Lopez, J. Putzeys, Bogdan Raducanu, M. Ballini, Shiwei Wang, A. Andrei, V. Rochus, R. Vandebriel, S. Severi, C. Hoof, Silke Musa, N. Helleputte, R. Yazicioglu, S. Mitra (2017)
A Neural Probe With Up to 966 Electrodes and Up to 384 Configurable Channels in 0.13 $\mu$m SOI CMOSIEEE Transactions on Biomedical Circuits and Systems, 11
H. Rezaee-Dehsorkh, N. Ravanshad, R. Lotfi, K. Mafinezhad, A. Sodagar (2011)
Analysis and Design of Tunable Amplifiers for Implantable Neural Recording ApplicationsIEEE Journal on Emerging and Selected Topics in Circuits and Systems, 1
R. Carvajal, J. Galán, A. Torralba, C. Luján-Martínez, J. Ramírez-Angulo, A. López-Martín (2007)
A Very Linear OTA with V-I Conversion based on Quasi-Floating MOS Resistor2007 IEEE International Symposium on Circuits and Systems
Preeti Sharma, K. Sharma, H. Jatana, Jaya Madan, R. Pandey, Rajnish Sharma (2020)
A 1.1 μW biopotential amplifier based on bulk-driven quasi-floating gate technique with extremely low-value of offset voltageAnalog Integrated Circuits and Signal Processing, 103
K. Sharma, Rajnish Sharma (2019)
Design considerations for effective neural signal sensing and amplification: a reviewBiomedical Physics & Engineering Express, 5
Erhan Ozalevli, H. Dinç, H. Lo, P. Hasler (2006)
Design of a binary-weighted resistor DAC using tunable linearized floating-gate CMOS resistorsIEEE Custom Integrated Circuits Conference 2006
X. Zou, Xiaoyuan Xu, L. Yao, Y. Lian (2009)
A 1-V 450-nW Fully Integrated Programmable Biomedical Sensor Interface ChipIEEE Journal of Solid-State Circuits, 44
R. Harrison, C. Charles (2003)
A low-power low-noise CMOS amplifier for neural recording applicationsIEEE J. Solid State Circuits, 38
K. Sharma, S. Jamuar, R. Sharma (2020)
Design and simulation of pseudo-resistor with extremely high linearity for an improved neural signal recording.The Review of scientific instruments, 91 6
K. Sharma, Rajnish Sharma (2017)
Highly consistent bulk driven quasi floating gate (BDQFG) PMOS pseudo-resistor design and implementation in 0.18 micron meter technologyTENCON 2017 - 2017 IEEE Region 10 Conference
K. Roy, S. Mukhopadhyay, H. Mahmoodi-Meimand (2003)
Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuitsProc. IEEE, 91
Xiaolong Lv, Xiao Zhao, Yongqing Wang, Dawei Jia (2018)
Super class AB-AB bulk-driven folded cascode OTAIntegr., 63
A. Torralba, C. Luján-Martínez, R. Carvajal, J. Galán, M. Pennisi, J. Ramírez-Angulo, A. López-Martín (2009)
Tunable Linear MOS Resistors Using Quasi-Floating-Gate TechniquesIEEE Transactions on Circuits and Systems II: Express Briefs, 56
E. Rodriguez-Villegas (2006)
Low Power and Low Voltage Circuit Design with the FGMOS Transistor
Adoption of integrated MOS based pseudo-resistor (PR) structures instead of using off-chip passive poly resistors for analog circuits in complementary metal oxide semiconductor technology (CMOS) is an area-efficient way for realizing larger time constants. However, issue of common-mode voltage shifting and excess dependency on the process and temperature variations introduce nonlinearity in such structures. So there is dire need to not only closely look for the origin of the problem with the help of a thorough mathematical analysis but also suggest the most suitable PR structure for the purpose catering broadly to biomedical analog circuit applications.Design/methodology/approachIn this work, incremental resistance (IR) expressions and IR range for balanced PR (BPR) structures operating in the subthreshold region have been closely analyzed for broader range of process-voltage-temperature variations. All the post-layout simulations have been obtained using BSIM3V3 device models in 0.18 µm standard CMOS process.FindingsThe obtained results show that the pertinent problem of common-mode voltage shifting in such PR structures is completely resolved in scaled gate linearization and bulk-driven quasi-floating gate (BDQFG) BPR structures. Among all BPR structures, BDQFG BPR remarkably shows constant IR value of 1 TΩ over −1 V to 1 V voltage swing for wider process and temperature variations.Research limitations/implicationsVarious balanced PR design techniques reported in this work will help the research community in implementing larger time constants for analog-mixed signal circuits.Social implicationsThe PR design techniques presented in the present piece of work is expected to be used in developing tunable and accurate biomedical prosthetics.Originality/valueThe BPR structures thoroughly analyzed and reported in this work may be useful in the design of analog circuits specifically for applications such as neural signal recording, cardiac electrical impedance tomography and other low-frequency biomedical applications.
Circuit World – Emerald Publishing
Published: Jul 16, 2024
Keywords: Analog circuits; Biomedical applications; Pseudo-resistors; Common-mode voltage; Process voltage temperature (PVT) variations
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.