Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

On integrated circuit chip reduction

On integrated circuit chip reduction Boolean algebra, Karnaugh map method and Quine‐McClusky algorithm are usually the tools used for minimizing logic functions using gates. However, with the advent of IC chips, the criteria for implementing a low‐cost circuit have been changed from logic gate reduction to IC chip reduction. In this paper, the IC chip reduction problem is systematically analyzed and illustrated by examples. More specifically, the direct mapping method, the IC chip diagram, the IC chip usage table, the reduced IC chip usage table and the reduced IC chip diagram are created and used for IC chip reduction. The reduction process is illustrated step by step with examples. In addition, six substitution rules for reducing the IC chip usage table are also presented. The IC chip reduction problem is both theoretically challenging and practically useful. The results may have useful applications in picture description reduction, picture semantic network reduction as well as in other related areas. It illustrates the effectiveness of a cybernetic approach. http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png Kybernetes Emerald Publishing

On integrated circuit chip reduction

Kybernetes , Volume 29 (3): 6 – Apr 1, 2000

Loading next page...
 
/lp/emerald-publishing/on-integrated-circuit-chip-reduction-cItBWF8B0l

References (7)

Publisher
Emerald Publishing
Copyright
Copyright © 2000 MCB UP Ltd. All rights reserved.
ISSN
0368-492X
DOI
10.1108/03684920010795286
Publisher site
See Article on Publisher Site

Abstract

Boolean algebra, Karnaugh map method and Quine‐McClusky algorithm are usually the tools used for minimizing logic functions using gates. However, with the advent of IC chips, the criteria for implementing a low‐cost circuit have been changed from logic gate reduction to IC chip reduction. In this paper, the IC chip reduction problem is systematically analyzed and illustrated by examples. More specifically, the direct mapping method, the IC chip diagram, the IC chip usage table, the reduced IC chip usage table and the reduced IC chip diagram are created and used for IC chip reduction. The reduction process is illustrated step by step with examples. In addition, six substitution rules for reducing the IC chip usage table are also presented. The IC chip reduction problem is both theoretically challenging and practically useful. The results may have useful applications in picture description reduction, picture semantic network reduction as well as in other related areas. It illustrates the effectiveness of a cybernetic approach.

Journal

KybernetesEmerald Publishing

Published: Apr 1, 2000

Keywords: Cybernetics; Integrated circuits; Chips

There are no references for this article.