Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

Model reduction of parasitic coupling networks of mixed‐signal VLSI circuits

Model reduction of parasitic coupling networks of mixed‐signal VLSI circuits Purpose – This paper aims to present a method for the efficient reduction of networks modelling parasitic couplings in very‐large‐scale integration (VLSI) circuits. Design/methodology/approach – The parasitic effects are modelled by large RLC networks and current sources for the digital switching currents. Based on the determined behaviour of the digital modules, an efficient description of these networks is proposed, which allows for a more efficient model reduction than standard methods. Findings – The proposed method enables a fast and efficient simulation of the parasitic effects. Additionally, an extension of the reduction method to elements, which incorporate some supply voltage dependence to model the internal currents more precisely than independent current sources is presented. Practical implications – The presented method can be applied to large electrical networks, used in the modelling of parasitic effects, for reducing their size. A reduced model is created which can be used in investigations with circuit simulators requiring a lowered computational effort. Originality/value – Contrary to existing methods, the presented method includes the knowledge of the behaviour of the sources in the model to enhance the model reduction process. http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png COMPEL: The International Journal for Computation and Mathematics in Electrical and Electronic Engineering Emerald Publishing

Model reduction of parasitic coupling networks of mixed‐signal VLSI circuits

Download PDF
13 pages

Loading next page...
 
/lp/emerald-publishing/model-reduction-of-parasitic-coupling-networks-of-mixed-signal-vlsi-bjLHo0JeAo
Publisher
Emerald Publishing
Copyright
Copyright © 2011 Emerald Group Publishing Limited. All rights reserved.
ISSN
0332-1649
DOI
10.1108/03321641111133253
Publisher site
See Article on Publisher Site

Abstract

Purpose – This paper aims to present a method for the efficient reduction of networks modelling parasitic couplings in very‐large‐scale integration (VLSI) circuits. Design/methodology/approach – The parasitic effects are modelled by large RLC networks and current sources for the digital switching currents. Based on the determined behaviour of the digital modules, an efficient description of these networks is proposed, which allows for a more efficient model reduction than standard methods. Findings – The proposed method enables a fast and efficient simulation of the parasitic effects. Additionally, an extension of the reduction method to elements, which incorporate some supply voltage dependence to model the internal currents more precisely than independent current sources is presented. Practical implications – The presented method can be applied to large electrical networks, used in the modelling of parasitic effects, for reducing their size. A reduced model is created which can be used in investigations with circuit simulators requiring a lowered computational effort. Originality/value – Contrary to existing methods, the presented method includes the knowledge of the behaviour of the sources in the model to enhance the model reduction process.

Journal

COMPEL: The International Journal for Computation and Mathematics in Electrical and Electronic Engineering – Emerald Publishing

Published: Jul 12, 2011

Keywords: Modelling; Circuits

References

  • Approximation of Large‐scale Dynamical Systems, Advances in Design and Control
    Antoulas, A.C.
  • Interconnect and circuit modelling techniques for full‐chip power supply noise analysis
    Chen, H.H.; Neely, J.S.
  • A block rational Arnoldi algorithm for multipoint passive model‐order reduction of multiport RLC networks
    Elfadel, I.M.; Ling, D.D.
  • Model order reduction techniques for linear systems with large number of terminals
    Feldmann, P.
  • Structure‐preserving model order reduction of RCL circuit equations
    Freund, R.W.
  • Modeling of dynamic switching currents of digital VLSI IC modules and verification by on‐chip measurement
    Gstottner, A.; Kruppa, J.; Huemer, M.
  • A survey of model reduction by balanced truncation and some new results
    Gugercin, S.; Antoulas, A.C.
  • Multilayer feedforward networks are universal approximators
    Hornik, K.; Stinchcombe, M.; White, H.
  • Comparison of model reduction methods with applications to circuit simulation
    Ionutiu, R.; Lefteriu, S.; Antoulas, A.C.
  • Termmerg: an efficient terminal‐reduction method for interconnect circuits
    Liu, P.; Tan, S.X.D.; McGaughy, B.; Wu, L.; He, L.
  • Efficient model reduction of passive electrical networks with a large number of independent sources
    Ludwig, S.; Radic‐Weissenfeld, L.J.; Mathis, W.; John, W.
  • PRIMA: passive reduced‐order interconnect macromodeling algorithm
    Odabasioglu, A.; Celik, M.; Pileggi, L.T.
  • Comparison of reduced‐order interconnect macromodels for time‐domain simulation
    Palenius, T.; Roos, J.
  • Poor man's TBR: a simple model reduction scheme
    Phillips, J.R.; Silveira, L.M.
  • Issues in model reduction of power grids
    Silva, J.M.S.; Silveira, L.M.
  • Outstanding issues in model order reduction
    Silva, J.M.S.; Villena, J.F.; Flores, P.; Silveira, L.M.
  • Model order reduction techniques for circuit simulation
    Silveira, L.M.
  • Addressing substrate coupling in mixed‐mode ICs: simulation and power distribution synthesis
    Stanisic, B.R.; Verghese, N.K.; Rutenbar, R.A.; Carley, L.R.; Allstot, D.J.
  • High‐accuracy emission simulation models for VLSI chips including package and printed circuit board
    Steinecke, T.; Goekcen, M.; Hesidenz, D.; Gstoettner, A.
  • Modeling and analysis of substrate noise coupling in mixed‐signal ICs
    Verghese, N.; Chu, W.K.; McCanny, J.
  • Extended Krylov subspace method for reduced order analysis of linear circuits with multiple sources
    Wang, J.M.; Nguyen, T.V.
  • RLCSYN: RLC equivalent circuit synthesis for structure‐preserved reduced‐order model of interconnect
    Yang, F.; Zeng, X.; Su, Y.; Zhou, D.