Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

Hardware accelerated range Doppler algorithm for SAR data processing using Zynq processor

Hardware accelerated range Doppler algorithm for SAR data processing using Zynq processor Synthetic aperture radar (SAR) imaging is the most computational intensive algorithm and this makes its implementation challenging for real-time application. This paper aims to present the chirp-scaling algorithm (CSA) for real-time SAR applications, using advanced field programmable gate array (FPGA) processor.Design/methodology/approachA chirp signal is generated and compressed using range Doppler algorithm in MATAB for validation. Fast Fourier transform (FFT) and multiplication operations with complex data types are the major units requiring heavy computation. Therefore, hardware acceleration is proposed and implemented on NEON-FPGA processor using NE10 and CEPHES library.FindingsThe heuristic analysis of the algorithm using timing analysis and resource usage is presented. It has been observed that FFT execution time is reduced by 61% by boosting the performance of the algorithm and speed of multiplication operation has been doubled because of the optimization.Originality/valueVery few literatures have presented the FPGA-based SAR imaging implementation, where analysis of windowing technique was a major interest. This is a unique approach to implement the SAR CSA using a hybrid approach of hardware–software integration on Zynq FPGA. The timing analysis propagates that it is suitable to use this model for real-time SAR applications. http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png Circuit World Emerald Publishing

Hardware accelerated range Doppler algorithm for SAR data processing using Zynq processor

Download PDF
10 pages

Loading next page...
 
/lp/emerald-publishing/hardware-accelerated-range-doppler-algorithm-for-sar-data-processing-R01ufBM3FF
Publisher
Emerald Publishing
Copyright
© Emerald Publishing Limited
ISSN
0305-6120
DOI
10.1108/cw-02-2020-0031
Publisher site
See Article on Publisher Site

Abstract

Synthetic aperture radar (SAR) imaging is the most computational intensive algorithm and this makes its implementation challenging for real-time application. This paper aims to present the chirp-scaling algorithm (CSA) for real-time SAR applications, using advanced field programmable gate array (FPGA) processor.Design/methodology/approachA chirp signal is generated and compressed using range Doppler algorithm in MATAB for validation. Fast Fourier transform (FFT) and multiplication operations with complex data types are the major units requiring heavy computation. Therefore, hardware acceleration is proposed and implemented on NEON-FPGA processor using NE10 and CEPHES library.FindingsThe heuristic analysis of the algorithm using timing analysis and resource usage is presented. It has been observed that FFT execution time is reduced by 61% by boosting the performance of the algorithm and speed of multiplication operation has been doubled because of the optimization.Originality/valueVery few literatures have presented the FPGA-based SAR imaging implementation, where analysis of windowing technique was a major interest. This is a unique approach to implement the SAR CSA using a hybrid approach of hardware–software integration on Zynq FPGA. The timing analysis propagates that it is suitable to use this model for real-time SAR applications.

Journal

Circuit World – Emerald Publishing

Published: Jun 8, 2021

Keywords: FPGA; Synthetic aperture radar; Chirp-scaling algorithm

References

  • Hardware optimized implementation of digital pulse compression based on FPGA
    Azim, N.; Jun, W.
  • MATLAB based SAR signal processor for educational use
    Deo, R.; Jamod, A.; Gopu, V.D.R.; Rao, Y.S.
  • A high speed FPGA implementation of a 1024-point complex FFT, processor
    Derafshi, Z.H.; Frounchi, J.; Taghipour, H.
  • Near real time SAR processors for ISRO’s Multi-Mode RISAT-I and DMSAR
    Desai, N.M.; Kumar, B.S.; Sharma, R.K.; Kunal, A.; Gameti, R.B.; Gujraty, V.R.
  • Signal compression in radar using FPGA
    Escamilla Hemández, E.; Kravchenko, V.; Ponomaryov, V.; Duchen Sánchez, G.; Hernández Sánchez, D.
  • A unified reconfigurable CORDIC processor for floating-point arithmetic
    Fang, L.; Li, B.; Xie, Y.; Chen, H.; Pang, L.
  • Design and implementation of a multi-channel space-borne SAR imaging system on vivado HLS
    Gao, Z.; Chen, Y.; Xiea, Y.; Li, B.; Chen, H.; Xie, Y.
  • The special issue on multichannel space-based SAR
    Gierull, C.H.; Vachon, P.W.
  • An efficient FFT architecture for OFDM communication systems
    Harikrishna, K.; Rao, T.R.; Labay, V.A.
  • The realization of FFT algorithm based on FPGA co-processor
    He, H.; Guo, H.
  • Accelerating SAR processing on cots FPGA hardware using c-to-gates design tools
    Hoare, R.R.; Smetana, D.
  • Validation of wind speed retrieval from RISAT-1 SAR images of the North Indian Ocean
    Jagdish, K.S.A.; Chakraborty, A.; Kumar, R.
  • Architecture of a 2D FFT coprocessor system for real-time SAR image data processing
    Langemeyer, S.
  • Digital matched filtering based on-board radar signal processing
    Lathiya, P.; Shah, M.V.; Saravanakumar, B.; Desai, N.M.
  • Design and development of FPGA-based FFT co-processor for synthetic aperture radar (SAR)
    Lee, Y.C.; Koo, V.C.; Chan, Y.K.
  • A phase difference detection method implementation based on DFT in multi-band SAR system
    Liu, Q.; Cai, X.-Y.; Xu, M.; Cao, S.
  • Pathfinder #x2014; a high resolution 220 GHz imaging radar providing phenomenological data for security scanner development
    Macfarlane, D.G.; Robertson, D.A.; Bryllert, T.
  • Concurrent design of active contour for image segmentation using Zynq ZC702
    Mewada, H.K.; Patel, A.V.; Mahant, K.K.
  • A tutorial on synthetic aperture radar
    Moreira, A.; Prats-Iraola, P.; Younis, M.; Krieger, G.; Hajnsek, I.; Papathanassiou, K.P.
  • A high performance scalable FFT
    Nash, J.G.
  • Assessment of coastal aquaculture for India from sentinel-1 SAR time series
    Prasad, K.A.; Ottinger, M.; Wei, C.; Leinenkugel, P.
  • Boost software performance on Zynq-7000 AP SoC with NEON
    Qin, H.
  • High real-time design of digital pulse compression based on FPGA
    Qu, X.; Ma, C.; Zhang, S.; Lian, S.; Wang, W.
  • Design and realization of digital pulse compression in pulsed radars based on linear frequency modulation (LFM) waveforms using FPGA
    Said, H.A.; El-Kouny, A.A.; El-Henawey, A.E.
  • Synthetic aperture radar data processing on an FPGA multi-core system
    Schleuniger, P.; Kusk, A.; Dall, J.; Karlsson, S.
  • Design of high-speed LVDS data communication link using FPGA
    Shukla, S.; Chaudhari, J.P.; Nayak, R.J.; Mewada, H.K.
  • Hardware-accelerated embedded SAR processor for realtime FMCW radar applications
    Wagner, J.; Barowski, J.; Kalb, T.; Rolfes, I.; Göhringer, D.
  • A highly efficient heterogeneous processor for SAR
    Wang, S.; Zhang, S.; Huang, X.; An, J.; Chang, L.
  • Design of pipelined FFT processor based on FPGA
    Wang, B.; Zhang, Q.; Ao, T.; Huang, M.
  • Xilinx Vivado HLS
  • Xilinx ZC-7000 SoC Datasheet
  • Embedded synthetic aperture radar imaging system on compact DSP platform
    Xingyu, X.; Abou-Khousa, M.A.; Al-Wahedi, K.
  • A high-precision hardware-efficient radix-2k FFT processor for SAR imaging system
    Yang, C.; Xie, Y.; Chen, H.; Ma, C.
  • Sparsity-driven SAR imaging for highly maneuvering ground target by the combination of time-frequency analysis and parametric Bayesian learning
    Yang, L.; Zhao, L.; Zhou, S.; Guo, B.
  • A chirp scaling algorithm for forward-looking linear-array SAR with constant acceleration
    Yuan, Y.; Chen, S.; Zhang, S.; Zhao, H.
  • Accelerating spaceborne SAR imaging using multiple CPU/GPU
    Zhang, F.; Li, G.; Li, W.; Hu, W.; Hu, Y.
  • Design and implementation of raw data compression system for subsurface detection SAR based on FPGA
    Zhang, J.; Sang, L.; Li, X.; Wang, H.; Li, Y.
  • Low computation digital down converter using polyphase IIR filter
    Mewada, H.K.; Chaudhari, J.