Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

Environment-friendly FSM design on ultra-scale architecture: energy-efficient green computing approach

Environment-friendly FSM design on ultra-scale architecture: energy-efficient green computing... The Purpose of this research is to make an energy efficient finite state machine (FSM) in order to achieve the core objective of green computing because FSM is an indispensable part of multiple computer hardware.Design/methodology/approachThis study uses ultra-scale plus FPGA architecture in place of seven-series field-programmable gate array (FPGA) for the implementation of the FSM design and also uses output load scaling for the design of environment-friendly FSM. This design study is done using Verilog Hardware description language and Vivado integrated system environment design tools and implemented on 16 nm ultra-scale FPGA architecture.FindingsThere is up to 98.57% reduction in dynamic power when operating frequency is managed as per smart job scheduling. There is up to a 21.97% reduction in static power with proper management of output load capacitance. There is up to 98.43% saving in dynamic power with the proposed management of output load capacitance.Originality/valueThe proposed design will be environment friendly that eventually leads to the green earth. This is the main motive of the research area i.e. green computing. http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png World Journal of Engineering Emerald Publishing

Environment-friendly FSM design on ultra-scale architecture: energy-efficient green computing approach

Loading next page...
 
/lp/emerald-publishing/environment-friendly-fsm-design-on-ultra-scale-architecture-energy-R1clCIQIc0
Publisher
Emerald Publishing
Copyright
© Emerald Publishing Limited
ISSN
1708-5284
DOI
10.1108/wje-08-2020-0397
Publisher site
See Article on Publisher Site

Abstract

The Purpose of this research is to make an energy efficient finite state machine (FSM) in order to achieve the core objective of green computing because FSM is an indispensable part of multiple computer hardware.Design/methodology/approachThis study uses ultra-scale plus FPGA architecture in place of seven-series field-programmable gate array (FPGA) for the implementation of the FSM design and also uses output load scaling for the design of environment-friendly FSM. This design study is done using Verilog Hardware description language and Vivado integrated system environment design tools and implemented on 16 nm ultra-scale FPGA architecture.FindingsThere is up to 98.57% reduction in dynamic power when operating frequency is managed as per smart job scheduling. There is up to a 21.97% reduction in static power with proper management of output load capacitance. There is up to 98.43% saving in dynamic power with the proposed management of output load capacitance.Originality/valueThe proposed design will be environment friendly that eventually leads to the green earth. This is the main motive of the research area i.e. green computing.

Journal

World Journal of EngineeringEmerald Publishing

Published: Jul 29, 2021

Keywords: Green computing; Dynamic power; Energy efficient; Environment friendly; Output load; Thermal margin

References