Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

Effect of line resistance and driver width on crosstalk in coupled VLSI interconnects

Effect of line resistance and driver width on crosstalk in coupled VLSI interconnects Purpose – This paper proposes to study the effect of line resistance and driver width on crosstalk noise for a CMOS gate driven inductively and capacitively coupled VLSI interconnects. Design/methodology/approach – The paper considers a distributed RLC interconnect topology. The interconnect length is 4 mm and far‐end capacitive loading is 30 fF. The SPICE simulation set‐up uses an IBM 0.13 μ m, 1.2 V technology model. The input falling ramp has a transition time of 50 ps. The victim line is grounded through a driver resistance of 50 Ω at near end of interconnect. While observing the effect of line resistance, the aggressor driver has PMOS and NMOS widths of 70 and 30 μ m, respectively, and the line resistance is varied from 0 to 500 Ω. For capturing the effect of driver width, SPICE waveforms are generated at far end of victim line for three different line resistances ( R =0, 30, and 60 Ω respectively). In each case, the aggressor PMOS driver width is swept from 20 to 100 μ m. The corresponding NMOS width is half of PMOS width. Findings – It is observed that, as line resistance increases, the noise peak reduces. This is due to the fact that with increasing resistance the incident and reflected waves traveling along the line experience increasing attenuation. Hence, the waves arriving at the far‐end of the line are of smaller magnitude and larger time durations. This causes noise pulses in the lossy lines to be smaller and wider compared with those in a lossless line. The effect of driver width on noise waveforms is further observed. It is observed that, as the PMOS (and corresponding NMOS) driver width is increased, the victim line gets more prone to crosstalk noise. The crosstalk magnitude level increases alarmingly as driver width is increased, because the driver resistance decreases, which in turn increases the current driving capability of driver. Originality/value – While designing coupled interconnects, driver width and line resistance play an important role in deciding the crosstalk level. An interconnect designer often increases driver width and reduces line resistance for achieving lower propagation delays. This effort may result in higher crosstalk noise in coupled interconnect. Therefore, a designer should be concerned simultaneously for crosstalk noise while reducing delays. http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png Microelectronics International Emerald Publishing

Effect of line resistance and driver width on crosstalk in coupled VLSI interconnects

Download PDF
4 pages

Loading next page...
 
/lp/emerald-publishing/effect-of-line-resistance-and-driver-width-on-crosstalk-in-coupled-p0UvFmZ0aq
Publisher
Emerald Publishing
Copyright
Copyright © 2007 Emerald Group Publishing Limited. All rights reserved.
ISSN
1356-5362
DOI
10.1108/13565360710779181
Publisher site
See Article on Publisher Site

Abstract

Purpose – This paper proposes to study the effect of line resistance and driver width on crosstalk noise for a CMOS gate driven inductively and capacitively coupled VLSI interconnects. Design/methodology/approach – The paper considers a distributed RLC interconnect topology. The interconnect length is 4 mm and far‐end capacitive loading is 30 fF. The SPICE simulation set‐up uses an IBM 0.13 μ m, 1.2 V technology model. The input falling ramp has a transition time of 50 ps. The victim line is grounded through a driver resistance of 50 Ω at near end of interconnect. While observing the effect of line resistance, the aggressor driver has PMOS and NMOS widths of 70 and 30 μ m, respectively, and the line resistance is varied from 0 to 500 Ω. For capturing the effect of driver width, SPICE waveforms are generated at far end of victim line for three different line resistances ( R =0, 30, and 60 Ω respectively). In each case, the aggressor PMOS driver width is swept from 20 to 100 μ m. The corresponding NMOS width is half of PMOS width. Findings – It is observed that, as line resistance increases, the noise peak reduces. This is due to the fact that with increasing resistance the incident and reflected waves traveling along the line experience increasing attenuation. Hence, the waves arriving at the far‐end of the line are of smaller magnitude and larger time durations. This causes noise pulses in the lossy lines to be smaller and wider compared with those in a lossless line. The effect of driver width on noise waveforms is further observed. It is observed that, as the PMOS (and corresponding NMOS) driver width is increased, the victim line gets more prone to crosstalk noise. The crosstalk magnitude level increases alarmingly as driver width is increased, because the driver resistance decreases, which in turn increases the current driving capability of driver. Originality/value – While designing coupled interconnects, driver width and line resistance play an important role in deciding the crosstalk level. An interconnect designer often increases driver width and reduces line resistance for achieving lower propagation delays. This effort may result in higher crosstalk noise in coupled interconnect. Therefore, a designer should be concerned simultaneously for crosstalk noise while reducing delays.

Journal

Microelectronics International – Emerald Publishing

Published: Jul 31, 2007

Keywords: Circuit networks; Inductance

References

  • Accurate analysis of on‐chip inductance effects and implications for optimal repeater insertion and technology scaling
    Banerjee, K.; Mehrotra, A.
  • Analysis of on‐chip inductance effects for distributed RLC interconnects
    Banerjee, K.; Mehrotra, A.
  • When are transmission‐line effects important for on‐chip interconnections
    Deutsch, A.; Kopcsay, G.V.; Restle, P.; Katopis, G.; Becker, W.D.; Smith, H.; Coteus, P.W.; Surovic, C.W.; Rubin, B.J.; Dunne, R.P.; Gallo, T.; Jenkins, K.A.; Terman, L.M.; Dennard, R.H.; Sai‐Halasz, G.A.; Knebel, D.R.
  • High‐speed VLSI interconnect modeling based on S‐parameter measurement
    Eo, Y.; Eisenstadt, W.R.
  • Figures of merit to characterize the importance of on‐chip inductance
    Ismail, Y.I.; Friedman, E.G.; Neves, J.L.
  • Crosstalk analysis and repeater insertion in crosstalk aware coupled VLSI interconnects
    Kaushik, B.K.; Sarkar, S.; Agarwal, R.P.; Joshi, R.C.
  • Inductance on silicon for sub‐micron CMOS VLSI
    Priore, D.A.
  • Digital Integrated Circuits, A Design Perspective
    Rabaey, J.M.
  • High‐Speed Digital Circuits
    Shoji, M.