Access the full text.
Sign up today, get DeepDyve free for 14 days.
P. Forstner
MSP430 flash memory characteristics
P. Pavan, R. Bez, P. Olivo, E. Zanoni (1997)
Flash memory cells-an overviewProc. IEEE, 85
J. Sanders, Edward Kandrot (2010)
CUDA by example: an introduction to general purpose GPU programming
Y. Zhuge, Yong Cao, Robert Miller (2009)
GPU accelerated fuzzy connected image segmentation by using CUDA2009 Annual International Conference of the IEEE Engineering in Medicine and Biology Society
K. Haraguchi, H. Kume, M. Ushiyama, M. Ohkura
A new simple method for extracting the capacitance coupling coefficients of sub‐0.5‐micrometer flash memory cells
R. Farber (2011)
CUDA Application Design and Development
J. Segura, J. Rosselló, J. Morra, H. Sigg (1998)
A variable threshold voltage inverter for CMOS programmable logic circuitsIEEE J. Solid State Circuits, 33
A. James, S. Dimitrijev (2010)
Cognitive Memory NetworkArXiv, abs/1201.5943
A. James, L. Francis, D. Kumar (2013)
Resistive Threshold LogicIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 22
M. Park, Eungjin Ahn, Eunsuk Cho, Keonsoo Kim, Won-Seong Lee (2009)
The Effect of Negative $V_{\rm TH}$ of nand Flash Memory Cells on Data Retention CharacteristicsIEEE Electron Device Letters, 30
A. Nukada, H. Takizawa, S. Matsuoka (2011)
NVCR: A Transparent Checkpoint-Restart Library for NVIDIA CUDA2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum
Seung Park, Sean Ponce, Jing Huang, Yong Cao, Francis Quek (2008)
Low-cost, high-speed computer vision using NVIDIA's CUDA architecture2008 37th IEEE Applied Imagery Pattern Recognition Workshop
A. Fazio (2004)
Flash Memory ScalingMRS Bulletin, 29
H. Mousazadeh, B. Marami, S. Sirouspour, A. Patriciu (2011)
GPU implementation of a deformable 3D image registration algorithm2011 Annual International Conference of the IEEE Engineering in Medicine and Biology Society
R. Bez, E. Camerlenghi, A. Modelli, A. Visconti (2003)
Introduction to flash memoryProc. IEEE, 91
Yong Kang, Songcheol Hong (2005)
A simple Flash memory cell model for transient circuit simulationIEEE Electron Device Letters, 26
M.C. Wang
Independent‐gate FinFET circuit design methodology
Purpose – The purpose of this paper is to present a new approach to edge detection using semiconductor flash memory networks having scalable and parallel hardware architecture. Design/methodology/approach – A flash cell can store multiple states by controlling its voltage threshold. The equivalent resistance of the operation states controlled by threshold voltage of flash cell gives out different combinations of logic 0 and 1 states. The paper explores this basic feature of flash memory in designing a resistance change memory network for implementing novel edge detector hardware. This approach of detecting the edges is inspired from the spatial change detection ability of the human visual system. Findings – The proposed approach consumes less number of electronic components for its implementation, and outperforms the conventional approaches of edge detection with respect to the processing speed, scalability and ease of design. It is also demonstrated to provide edges invariant to changes in the direction of the spatial change in the images. Research limitations/implications – This research brings about a new direction in the development of edge detection, in terms of developing high‐speed parallel processing edge detection and imaging circuits. Practical implications – The proposed approach reduces the implementation complexity by removing the need to have convolution operations for spatial edge filtering. Originality/value – This paper presents one of the first edge detection approaches that is purely a hardware oriented design, uses resistance of flash memory to form edge detector cells, and one that does not use computational operations such as additions or multiplications for its implementation.
International Journal of Intelligent Computing and Cybernetics – Emerald Publishing
Published: Mar 4, 2014
Keywords: Image processing; Cognitive systems; Evolvable hardware
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.