Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

Application of a low‐glitch current cell in 10‐bit CMOS current‐steering DAC

Application of a low‐glitch current cell in 10‐bit CMOS current‐steering DAC Purpose – The purpose of this paper is to describe the application of low‐glitch current cell in a digital to analog converter (DAC) to reduce the clock‐feedthrough effect and achieve a low power consumption. Design/methodology/approach – A low‐glitch current switch cell is applied in a ten‐bit two‐stage DAC which is composed of a unary cell matrix for six most significant bits and a binary weighted array for four least significant bits (LSBs). The current cell is composed of four transistors to neutralize the clock‐feedthrough effect and it enables DAC to operate in good linearity and low power consumption. The prototype DAC is being implemented in a 0.35μm complementary metal‐oxide semiconductor process. The reduction in glitch energy and power consumption has been realized by preliminary experiment and simulation. Findings – Compared to conventional current cell, more than 15 per cent reduction of glitch energy has been obtained in this work. The DAC is estimated that differential nonlinearity is within 0.1 LSB and the maximum power consumption is 68 mW at the sampling frequency of 100 MHz. Originality/value – Comparison with other conventional work indicates that the current cell proposed in this paper shows much better performance in terms of switching spike and glitch, which may come from the extra dummy transistor in cell and reduce the clock‐feedthrough effect. http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png Microelectronics International Emerald Publishing

Application of a low‐glitch current cell in 10‐bit CMOS current‐steering DAC

Download PDF
6 pages

Loading next page...
 
/lp/emerald-publishing/application-of-a-low-glitch-current-cell-in-10-bit-cmos-current-yC4nIDos7I
Publisher
Emerald Publishing
Copyright
Copyright © 2009 Emerald Group Publishing Limited. All rights reserved.
ISSN
1356-5362
DOI
10.1108/13565360910981544
Publisher site
See Article on Publisher Site

Abstract

Purpose – The purpose of this paper is to describe the application of low‐glitch current cell in a digital to analog converter (DAC) to reduce the clock‐feedthrough effect and achieve a low power consumption. Design/methodology/approach – A low‐glitch current switch cell is applied in a ten‐bit two‐stage DAC which is composed of a unary cell matrix for six most significant bits and a binary weighted array for four least significant bits (LSBs). The current cell is composed of four transistors to neutralize the clock‐feedthrough effect and it enables DAC to operate in good linearity and low power consumption. The prototype DAC is being implemented in a 0.35μm complementary metal‐oxide semiconductor process. The reduction in glitch energy and power consumption has been realized by preliminary experiment and simulation. Findings – Compared to conventional current cell, more than 15 per cent reduction of glitch energy has been obtained in this work. The DAC is estimated that differential nonlinearity is within 0.1 LSB and the maximum power consumption is 68 mW at the sampling frequency of 100 MHz. Originality/value – Comparison with other conventional work indicates that the current cell proposed in this paper shows much better performance in terms of switching spike and glitch, which may come from the extra dummy transistor in cell and reduce the clock‐feedthrough effect.

Journal

Microelectronics International – Emerald Publishing

Published: Jul 31, 2009

Keywords: Electric current; Electric converters; Electric power transmission; Semiconductors

References

  • A 12‐bit intrinsic accuracy high‐speed CMOS DAC
    Bastos, J.; Marques, A.M.; Steyaert, M.S.; Sansen, W.
  • A 1.6‐GS/s 12‐bit return‐to‐zero GaAs RF DAC for multiple Nyquist operation
    Choe, M.‐J.; Baek, K.‐H.; Teshome, M.
  • A 1.5‐V 14‐bit 100‐MS/s self‐calibrated DAC
    Cong, Y.; Geiger, R.L.
  • A 10‐bit 250‐MS/s binary‐weighted current‐steering DAC
    Deveugele, J.; Steyaert, M.S.J.
  • A 10‐b, 500‐MSample/s CMOS DAC in 0.6 mm 2
    Lin, C.‐H.; Bult, K.
  • A high‐speed fully differential current switch
    Luh, L.; Choma, J. Jr; Draper, J.
  • Low‐power approaches to high‐speed current‐steering digital‐to‐analog converters in 0.18‐um CMOS
    Mercer, D.A.
  • An 80‐MHz 8‐bit CMOS D/A converter
    Miki, T.; Nakamura, Y.; Nakaya, M.; Asai, S.; Akasaka, Y.; Horiba, Y.
  • A 10‐bit 70‐MS/s CMOS D/A converter
    Nakamura, Y.; Miki, T.; Maeda, A.; Kondoh, H.; Yazawa, N.
  • A low‐spurious low‐power 12‐bit 160‐MS/s DAC in 90‐nm CMOS for baseband wireless transmitter
    Seo, D.; McAllister, G.H.