Access the full text.
Sign up today, get DeepDyve free for 14 days.
G. Ellison (1991)
Extensions of a closed form method for substrate thermal analyzers to include thermal resistances from source-to-substrate and source-to-ambient1991 Proceedings, Seventh IEEE Semiconductor Thermal Measurement and Management Symposium
Procedia Engineering, 30
IEEE Transactions on Device and Materials Reliability, 12
IEEE Transactions on Components and Packaging Technologies, 33
Microelectronics Reliability, 53
Microelectronics Reliability, 53
Electron Device Letters, 23
IEEE Transactions on Components, Packaging and Manufacturing Technology, 2
Journal of Thermophysics and Heat Transfer, 20
Microelectronics Reliability, 52
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 16
IEEE Transactions on Electron Devices, 52
IEEE Transactions on Components, Hybrids, and Manufacturing Technology, 15
IEEE Transactions on Components, Packaging and Manufacturing Technology, 2
IEEE Transactions on Components and Packaging Technologies, 30
Journal of Electronic Packaging, 125
International Journal of Thermal Sciences, 50
Journal of Thermophysics and Heat Transfer, 13
Microelectronics Reliability, 53
Microelectronics Reliability, 52
IEEE Transactions on Components and Packaging Technologies, 33
Microelectronic Engineering, 87
Thermochimica Acta, 512
Microelectronic Engineering, 82
IEEE Transactions on Packaging and Manufacturing Technology, 1
IEEE Transactions on Device and Materials Reliability, 11
Microelectronic Engineering, 88
X. Tong (2011)
Advanced Materials for Thermal Management of Electronic Packaging
PurposeThis paper aims to develop the thermal resistance network model based on the heat dissipation paths from the multi-die stack to the ambient and takes into account the composite effects of the thermal spreading resistance and one-dimensional (1D) thermal resistance. The thermal spreading resistance comprises majority of the thermal resistance when heat flows in the horizontal direction of a large plate. The present study investigates the role of determining the temperature increase compared to the thermal resistances intrinsic to the 3D technology, including the thermal resistances of bonding layers and through silicon vias (TSVs).Design/methodology/approachThis paper presents an effective method that can be applied to predict the thermal failure of the heat source of silicon chips. An analytical model of the 3D integrated circuit (IC) package, including the full structure, is developed to estimate the temperature of stacked chips. Two fundamental theories are used in this paper – Laplace’s equation and the thermal resistance network – to calculate 1D thermal resistance and thermal spreading resistance on the 3D IC package.FindingsThis paper provides a comprehensive model of the 3D IC package, thus improving the existing analytical approach for predicting the temperature of the heat source on the chip for the 3D IC package.Research limitations/implicationsBased on the aforementioned shortcomings, the present study aims to determine if the use of an analytical resistance model would improve the handling of a temperature increase on the silicon chips in a 3D IC package. To achieve this aim, a simple rectangular plate is utilized to analyze the temperature of the heat source when applying the heat flux on the area of the heat source. Next, the analytical model of a pure plate is applied to the 3D IC package, and the temperature increase is analyzed and discussed.Practical implicationsThe main contribution of this paper is the use of a simple concept and a theoretical resistance network model to improve the current understanding of thermal failure by redesigning the parameters or materials of a printed circuit board.Social implicationsIn this paper, an analytical model of a 3D IC package was proposed based on the calculation of the thermal resistance and the analysis of the network model.Originality/valueThe aim of this work was to estimate the mean temperature of the silicon chips and understand the heat convection paths in the 3D IC package. The results reveal these phenomena of the complete structure, including TSV and bump, and highlight the different thermal conductivities of the materials used in creating the 3D IC packages.
Soldering & Surface Mount Technology – Emerald Publishing
Published: Sep 5, 2016
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.