Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

Measurement and evaluation of the MIPS architecture and processor

Measurement and evaluation of the MIPS architecture and processor MIPS is a 32-bit processor architecture that has been implemented as an nMOS VLSI chip. The instruction set architecture is RISC-based. Close coupling with compilers and efficient use of the instruction set by compiled programs were goals of the architecture. The MIPS architecture requires that the software implement some constraints in the design that are normally considered part of the hardware implementation. This paper presents experimental results on the effectiveness of this processor as a program host. Using sets of large and small benchmarks, the instruction and operand usage patterns are examined both for optimized and unoptimized code. Several of the architectural and organizational innovations in MIPS, including software pipeline scheduling, multiple-operation instructions, and word-based addressing, are examined in light of this data. http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png ACM Transactions on Computer Systems (TOCS) Association for Computing Machinery

Measurement and evaluation of the MIPS architecture and processor

Loading next page...
 
/lp/association-for-computing-machinery/measurement-and-evaluation-of-the-mips-architecture-and-processor-8eoVYU0eEw

References

References for this paper are not available at this time. We will be adding them shortly, thank you for your patience.

Publisher
Association for Computing Machinery
Copyright
Copyright © 1988 by ACM Inc.
ISSN
0734-2071
DOI
10.1145/45059.45060
Publisher site
See Article on Publisher Site

Abstract

MIPS is a 32-bit processor architecture that has been implemented as an nMOS VLSI chip. The instruction set architecture is RISC-based. Close coupling with compilers and efficient use of the instruction set by compiled programs were goals of the architecture. The MIPS architecture requires that the software implement some constraints in the design that are normally considered part of the hardware implementation. This paper presents experimental results on the effectiveness of this processor as a program host. Using sets of large and small benchmarks, the instruction and operand usage patterns are examined both for optimized and unoptimized code. Several of the architectural and organizational innovations in MIPS, including software pipeline scheduling, multiple-operation instructions, and word-based addressing, are examined in light of this data.

Journal

ACM Transactions on Computer Systems (TOCS)Association for Computing Machinery

Published: Aug 1, 1988

There are no references for this article.