Access the full text.
Sign up today, get DeepDyve free for 14 days.
Jeff Bonwick, Jonathan Adams (2001)
Magazines and Vmem: Extending the Slab Allocator to Many CPUs and Arbitrary Resources
Bryan Cantrill, Michael Shapiro, Adam Leventhal (2004)
Dynamic Instrumentation of Production Systems
AMD Opteron Processor
(2005)
Solaris OS network performance. Sun White Paper (February)
(2005)
Solaris OS network performance
P. Kongetira, K. Aingaran, K. Olukotun (2005)
Niagara: a 32-way multithreaded Sparc processorIEEE Micro, 25
G. Amdahl (1967)
Validity of the single processor approach to achieving large scale computing capabilities
S. Kleiman, Joseph Eykholt (1995)
Interrupts as threadsACM SIGOPS Oper. Syst. Rev., 29
Jeff Bonwick (1994)
The Slab Allocator: An Object-Caching Kernel Memory Allocator
Extreme Software ScalingChip multiprocessors have introduced a new dimension in scaling for application developers, operating system designers, and deployment specialists. RICHARD MCDOUGALL, SUN MICROSYSTEMSThe advent of SMP (symmetric multiprocessing) added a new degree of scalability to computer systems. Rather than deriving additional performance from an incrementally faster microprocessor, an SMP system leverages multiple processors to obtain large gains in total system performance. Parallelism in software allows multiple jobs to execute concurrently on the system, increasing system throughput accordingly. Given sufficient software parallelism, these systems have proved to scale to several hundred processors. More recently, a similar phenomenon is occurring at the chip level. Rather than pursue diminishing returns by increasing individual processor performance, manufacturers are producing chips with multiple processor cores on a single die. (See “The Future of Microprocessors,” by Kunle Olukotun and Lance Hammond, in this issue.) For example, the AMD Opteron1 processor now uses two entire processor cores per die, providing almost double the performance of a single core chip. The Sun Niagara2 processor, shown in figure 1, uses eight cores per die, where each core is further multiplexed with four hardware threads each. These new CMPs (chip multiprocessors) are bringing what was once a
Queue – Association for Computing Machinery
Published: Sep 1, 2005
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.