Access the full text.
Sign up today, get DeepDyve free for 14 days.
Mark Dean, D. Dill, M. Horowitz (1991)
Self-timed logic using Current-Sensing Completion Detection (CSCD)Journal of VLSI signal processing systems for signal, image and video technology, 7
T. Hogg, G. Snider (2007)
Defect-tolerant Logic with Nanoscale Crossbar CircuitsJournal of Electronic Testing, 23
G. Snider, R. Williams (2007)
Nano/CMOS architectures using a field-programmable nanowire interconnectNanotechnology, 18
P. Kuekes, D. Stewart, R. Williams (2005)
The crossbar latch: Logic value storage, restoration, and inversion in crossbar circuitsJournal of Applied Physics, 97
M. Ziegler, M. Stan (2003)
CMOS/nano co-design for crossbar-based molecular electronic systems, 2
(1989)
Micropipelines. Comm. ACM
D. Strukov, K. Likharev (2005)
CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevicesNanotechnology, 16
Yong Chen, D. Ohlberg, Xuema Li, D. Stewart, R. Williams, J. Jeppesen, K. Nielsen, J. Stoddart, D. Olynick, E. Anderson (2003)
Nanoscale molecular-switch devices fabricated by imprint lithographyApplied Physics Letters, 82
Montek Singh, S. Nowick (2010)
ACM Journal on Emerging Technologies in Computing SystemsACM Trans. Design Autom. Electr. Syst., 16
J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, A. Yakovlev (2002)
Logic Synthesis for Asynchronous Controllers and Interfaces
J. Tour, W. Zandt, Christopher Husband, Summer Husband, Lauren Wilson, P. Franzon, D. Nackashi (2002)
Nanocell logic gates for molecular computingIEEE Transactions on Nanotechnology, 1
R. Rudell, A. Sangiovanni-Vincentelli (1987)
Multiple-Valued Minimization for PLA OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 6
Xiaolei Liu, Chenglung Lee, Chongwu Zhou, Jie Han (2001)
Carbon nanotube field-effect invertersApplied Physics Letters, 79
J. Heath, P. Kuekes, G. Snider (1998)
A Defect-Tolerant Computer Architecture: Opportunities for NanotechnologyScience, 280
Jing Huang, M. Tahoori, F. Lombardi (2004)
On the defect tolerance of nano-scale two-dimensional crossbars19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings.
G. Snider, P. Kuekes, R. Williams (2004)
CMOS-like logic in defective, nanoscale crossbarsNanotechnology, 15
A. Raychowdhury, K. Roy (2003)
Performance estimation of molecular crossbar architecture considering capacitive and inductive coupling between interconnects2003 Third IEEE Conference on Nanotechnology, 2003. IEEE-NANO 2003., 1
Yu Huang, X. Duan, Yi Cui, L. Lauhon, Kyoung-Ha Kim, Charles Lieber (2001)
Logic Gates and Computation from Assembled Nanowire Building BlocksScience, 294
A. Bachtold, P. Hadley, T. Nakanishi, C. Dekker (2001)
Logic Circuits with Carbon Nanotube TransistorsScience, 294
Chen He, M. Jacome, G. Veciana (2005)
Scalable defect mapping and configuration of memory-based nanofabricsTenth IEEE International High-Level Design Validation and Test Workshop, 2005.
(2008)
An integrated nanocrossbar/MOSFET logic circuit: Demonstration of self-programming hardware
S. Goldstein, M. Budiu (2001)
NanoFabrics: spatial computing using molecular electronicsProceedings 28th Annual International Symposium on Computer Architecture
G. Snider, P. Kuekes, T. Hogg, R. Williams (2005)
Nanoelectronic architecturesApplied Physics A, 80
A. DeHon (2003)
Array-based architecture for FET-based, nanoscale electronicsIEEE Transactions on Nanotechnology, 2
R. Chakraborty, Somnath Paul, S. Bhunia (2008)
Analysis and Robust Design of Diode-Resistor Based Nanoscale Crossbar PLA Circuits21st International Conference on VLSI Design (VLSID 2008)
M. Josephs, S. Nowick, K. Berkel (1999)
Modeling and design of asynchronous circuitsProc. IEEE, 87
J. Rabaey (2003)
Digital integrated circuits: a design perspective / Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, 2003
N. Melosh, A. Boukai, F. Diana, B. Gerardot, A. Badolato, Pierre Petroff, J. Heath (2003)
Ultrahigh-Density Nanowire Lattices and CircuitsScience, 300
G. Karypis (2003)
Multilevel Hypergraph Partitioning
(2007)
The predictive technology model. Anzona State University
G. Karypis, R. Aggarwal, Vipin Kumar, S. Shekhar (1997)
Multilevel Hypergraph Partitioning: Application In Vlsi DomainProceedings of the 34th Design Automation Conference
Jens Spars, Steve Furber (2010)
Principles of Asynchronous Circuit Design: A Systems Perspective
裕幸 飯田, 菊男 竹田, 武利 藤本 (2004)
International Technology Roadmap for Semiconductors 2003の要求清浄度について - シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について -, 19
K. Nikolic, A. Sadek, M. Forshaw (2002)
Fault-tolerant techniques for nanocomputersNanotechnology, 13
Among the emerging alternatives to CMOS, molecular electronics based diode-resistor crossbar fabric has generated considerable interest in recent times. Logic circuit design with future nano-scale molecular devices using dense and regular crossbar fabrics is promising in terms of integration density, performance and power dissipation. However, circuit design using molecular switches involve some major challenges: 1) lack of voltage gain of these switches that prevents logic cascading; 2) large output voltage level degradation; 3) vulnerability to parameter variations that affect yield and robustness of operation; and 4) high defect rate. In this article, we analyze some of the above challenges and investigate the effectiveness of asynchronous design methodology in a hybrid system design platform using molecular crossbar and CMOS interfacing elements. We explore different approaches of asynchronous circuit design and compare their suitability in terms of several circuit design parameters. We then develop the methodology and an automated synthesis flow to support two different asynchronous design approaches ( Micropipelines and Four phase Dual-rail ) for system designs using nano-crossbar logic stages and CMOS interface data-storage elements. Circuit-level simulation results for several benchmarks show considerable advantage in terms of performance and robustness at moderate area and power overhead compared to two different synchronous implementations.
ACM Journal on Emerging Technologies in Computing Systems (JETC) – Association for Computing Machinery
Published: Aug 1, 2009
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.