%0 Journal Article
%T A segmentation layout guarding technique to mitigate parasitic capacitance of integrated resistors
%A Zhou, Zhijun
%A Warr, Paul
%A ,
%J Analog Integrated Circuits and Signal Processing
%@ 0925-1030
%D 2017-04-22
%I Springer Science and Business Media LLC
%~ DeepDyve