Access the full text.
Sign up today, get DeepDyve free for 14 days.
Attila Geyczy, O. Krammer, A. Kovács, A. Sipos (2015)
Analysing current density in the solder joints of chip-size Surface Mounted resistors2015 38th International Spring Seminar on Electronics Technology (ISSE)
G. Shiue, Chi-Lou Yeh, Li-Sang Liu, Hao Wei, Wei-Cheng Ku (2014)
Influence and Mitigation of Longest Differential via Stubs on Transmission Waveform and Eye Diagram in a Thick Multilayered PCBIEEE Transactions on Components, Packaging and Manufacturing Technology, 4
Jiang Jing, Kong Lingwen (2010)
Study of signal integrity for PCB level2010 11th International Conference on Electronic Packaging Technology & High Density Packaging
S. Farrahi, M. Cina, J. Marquart, A. Kaikkonen, Xun Zhang (2016)
Measurement and Simulation of a High-Speed Electro/Optical Channel
M. Li, A. Healy, P. Fisher, C. Liu, E. Frlan, D. Brown (2015)
Baseline proposal for CDAUI-8 chip-to-Module
L. Ritchey (2008)
A treatment of differential signaling and its design requirements
(2012)
Spartan-6 FPGA PCB design and pin planning guide
A. Zenteno, David Reina, G. Regalado (2010)
Optimization of PCB via design considering its physical length parameters2010 53rd IEEE International Midwest Symposium on Circuits and Systems
L. Simonovich (2011)
PCB vias – an overview
I. Texas (2006)
High speed PCB layout techniques
(2008)
Optimizing impedance discontinuity caused by surface mount pads for High-Speed channel designs
Aadithya Karthik, Sayak Ray, J. Roychowdhury (2015)
BEE: Predicting realistic worst case and stochastic eye diagrams by accounting for correlated bitstreams and coding strategiesThe 20th Asia and South Pacific Design Automation Conference
Y. Guan, S. Zhou (2013)
Electromagnetic optimization of PCB differential-via for signal integrity using analysis of variance2013 IEEE INTERNATIONAL CONFERENCE ON MICROWAVE TECHNOLOGY & COMPUTATIONAL ELECTROMAGNETICS
E. Bogatin, L. Simonovich, Sanjeev Gupta, Akademik Guru, M. Resso (2009)
Practical Analysis of Backplane Vias
S. Zhou, Guizhen Lu (2013)
Robust optimization of PCB differential-via for signal integrity2013 Proceedings of the International Symposium on Antennas & Propagation, 02
He Xiangyang, Lei Zhenya, Wang Qing (2013)
Transmission characteristics of via holes in high-speed PCB2013 Proceedings of the International Symposium on Antennas & Propagation, 02
Jia Li, Xi Chen, S. Pun, P. Mak, Yueming Gao, M. Vai, M. Du (2013)
Bit error rate estimation for galvanic-type intra-body communication using experimental eye-diagram and jitter characteristics2013 35th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)
J. Lameres (2000)
Characterization of a printed circuit board Via
I. Texas (2018)
High-Speed interface layout guidelines
Yoshinori Aruga, Koichi Hirasawa, Takayuki Yamabe, Hirotoshi Aoki, T. Hatakeyama, S. Nakagawa, M. Ishizuka (2018)
Relationship between thermal resistance and shape of copper pads in densely mounted board2018 International Conference on Electronics Packaging and iMAPS All Asia Conference (ICEP-IAAC)
J. Hsu, T. Su, Kai Xiao, X. Ye, Y. Li (2015)
Printed circuit board insertion loss measurement metrology comparison2015 10th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT)
L. Erli, Zhao Lian-qing (2011)
PCB Via Analysis in Microwave Simulation Model
This paper aims to analyze the negative impact of surface mount (SMT) pad and imperfect via structure such as stub, pad, non-functional pad (NFP) and anti-pad on the signal integrity at 40 Gbps transmission on printed circuit board (PCB) due to impedance mismatch or discontinuity. The optimized modeling of via and SMT structures is performed to achieve minimal impedance mismatch and insertion loss less than 10 dB for six-inch full path transmission line between transmitter and receiver on PCB at Nyquist frequency 20 GHz.Design/methodology/approachThis work is split into two phases. The first phase involves optimization of via and SMT structures in three-dimensional electromagnetic (3DEM) simulation using Hyperlynx Via Wizard and Keysight EMPro software, respectively, followed by analysis of time domain reflectometry (TDR) and insertion loss (Sdd21). Whereas, in the second phase, full path hybrid mode simulation involving vias for signal layer transition, a 6-inch PCB channel and SMT pads is performed using Keysight ADS software to observe the TDR, Sdd21 and eye diagram at 40 Gbps transmission.FindingsImperfect via and SMT structures have a negative effect on signal reflection and attenuation. The optimized via and SMT minimizes the impedance mismatch by 81 per cent and insertion loss by 4.5 dB, ultimately enlarging the eye diagram opening to achieve minimal data loss at receiver with 40 Gbps transmission.Originality/valueThe results of original empirical research work on signal integrity analysis that optimizes the PCB channel design to achieve 40 Gbps signal transmission are presented in this study. It serves as a reference guide for high-speed PCB layout design.
Circuit World – Emerald Publishing
Published: Aug 21, 2019
Keywords: SMT; Signal integrity; Eye diagram; TDR; Sdd21; Via
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.