Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

Model reduction of parasitic coupling networks of mixed‐signal VLSI circuits

Model reduction of parasitic coupling networks of mixed‐signal VLSI circuits Purpose – This paper aims to present a method for the efficient reduction of networks modelling parasitic couplings in very‐large‐scale integration (VLSI) circuits. Design/methodology/approach – The parasitic effects are modelled by large RLC networks and current sources for the digital switching currents. Based on the determined behaviour of the digital modules, an efficient description of these networks is proposed, which allows for a more efficient model reduction than standard methods. Findings – The proposed method enables a fast and efficient simulation of the parasitic effects. Additionally, an extension of the reduction method to elements, which incorporate some supply voltage dependence to model the internal currents more precisely than independent current sources is presented. Practical implications – The presented method can be applied to large electrical networks, used in the modelling of parasitic effects, for reducing their size. A reduced model is created which can be used in investigations with circuit simulators requiring a lowered computational effort. Originality/value – Contrary to existing methods, the presented method includes the knowledge of the behaviour of the sources in the model to enhance the model reduction process. http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png COMPEL: The International Journal for Computation and Mathematics in Electrical and Electronic Engineering Emerald Publishing

Model reduction of parasitic coupling networks of mixed‐signal VLSI circuits

Download PDF
13 pages

Loading next page...
 
/lp/emerald-publishing/model-reduction-of-parasitic-coupling-networks-of-mixed-signal-vlsi-bjLHo0JeAo

References (25)

Publisher
Emerald Publishing
Copyright
Copyright © 2011 Emerald Group Publishing Limited. All rights reserved.
ISSN
0332-1649
DOI
10.1108/03321641111133253
Publisher site
See Article on Publisher Site

Abstract

Purpose – This paper aims to present a method for the efficient reduction of networks modelling parasitic couplings in very‐large‐scale integration (VLSI) circuits. Design/methodology/approach – The parasitic effects are modelled by large RLC networks and current sources for the digital switching currents. Based on the determined behaviour of the digital modules, an efficient description of these networks is proposed, which allows for a more efficient model reduction than standard methods. Findings – The proposed method enables a fast and efficient simulation of the parasitic effects. Additionally, an extension of the reduction method to elements, which incorporate some supply voltage dependence to model the internal currents more precisely than independent current sources is presented. Practical implications – The presented method can be applied to large electrical networks, used in the modelling of parasitic effects, for reducing their size. A reduced model is created which can be used in investigations with circuit simulators requiring a lowered computational effort. Originality/value – Contrary to existing methods, the presented method includes the knowledge of the behaviour of the sources in the model to enhance the model reduction process.

Journal

COMPEL: The International Journal for Computation and Mathematics in Electrical and Electronic Engineering – Emerald Publishing

Published: Jul 12, 2011

Keywords: Modelling; Circuits

There are no references for this article.