A review of the VLSI implementation methodology for real-time digital signal processing, particularly for a digital filter bank design, is presented in this paper. The emphasis is placed on exploiting multilevel parallelisms in the computation algorithm and implementation conditions. Some of the parallel processing techniques for maximum efficiency based on VLSI multiprocessor implementation are discussed. A special purpose systolic array architecture for a second-order recursive digital filter module is developed.
/lp/association-for-computing-machinery/the-implementation-of-a-digital-filter-bank-x0bYHuag0c