A cache design aimed to reduce cycle time, area, and miss rate simultaneously is proposed in this paper. A cache with path balancing table, skewing, and indirect tags can reduce cycle time, use less area, and reduce miss rate at the same time as compared with a baseline cache. From our simulation results, we propose cache design alternatives in achieving lower cycle time, lower miss rate, and using less area.
/lp/association-for-computing-machinery/cache-design-with-path-balancing-table-skewing-and-indirect-tags-95QCXtr1xa