An LRU-based replacement algorithm augmented with frequency of access in shared chip-multiprocessor caches | ACM SIGARCH Computer Architecture News | DeepDyve