Access the full text.
Sign up today, get DeepDyve free for 14 days.
L. Roberts (2000)
Beyond Moore's Law: Internet Growth TrendsComputer, 33
CINT version indicated in parenthesis
V. Agarwal, M. Hrishikesh, S. Keckler, D. Burger (2000)
Clock rate versus IPC: the end of the road for conventional microarchitecturesProceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)
J. Hennessy, D. Patterson (1969)
Computer Architecture - A Quantitative Approach, 5th Edition
Result is not performance leader; needed only for normalization
Machine introduction date, no earlier scores exist
J. Hennessy, D. Patterson (1996)
Computer Architecture: A Quantitative Approach, 2nd Edition
P. Gronowski, W. Bowhill, R. Preston, M. Gowan, R. Allmon (1998)
High-performance microprocessor designIEEE J. Solid State Circuits, 33
C. Mead (1994)
Scaling of MOS technology to submicrometer feature sizesJournal of VLSI signal processing systems for signal, image and video technology, 8
R. Desikan, D. Burger, S. Keckler (2001)
Measuring Experimental Error in Microprocessor Simulation
J. Hennessy, D. Patterson (2007)
Computer Architecture - A Quantitative Approach (4. ed.)
estimated from MIPS-rating difference between SUN3 and SUN4
J. Hennessy, D. Patterson (1996)
Computer architecture (2nd ed.): a quantitative approach
(2005)
ACM SIGARCH Computer Architecture News
I. Tuomi (2002)
The Lives and Death of Moore's LawFirst Monday, 7
(2000)
Used to normalize the CINT92 to '95 and '95 to '
It is a common belief that computer performance growth is over 50% annually, or that performance doubles every 18-20 months. By analyzing publicly available results from the SPEC integer (CINT) benchmark suites, we conclude that this was true between 1985 and 1996 -- the early years of the RISC paradigm.During the last 7.5 years (1996-2004), however, performance growth has slowed down to 41%, with signs of a continuing decline. Meanwhile, clock frequency has improved with about 29% annually. The improvement in clock frequency was enabled both by an annual device speed scaling of 20% as well as by longer pipelines with a lower gate-depth in each stage. This paper takes a fresh look at -- and tries to remove the confusion about -- performance scaling that exists in the computer architecture community.
ACM SIGARCH Computer Architecture News – Association for Computing Machinery
Published: Mar 1, 2005
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.