The goal for the Logic Level Modeling for ASICs Workshop was to provide an interchange of ideas between people working on ASIC logic level models. Logic Level Models use discrete values at discrete time steps. A simulation or analysis model performs an evaluation based upon values present at ports and upon internal state. Therefore, the workshop discussions centered upon topics related to simulation and analysis based upon discrete logic values and discrete time steps. The workshop goal was achieved by including people from ASIC foundries, CAE companies, and System designers (i.e. ASIC users.)
/lp/association-for-computing-machinery/1990-workshop-on-logic-level-modeling-for-asics-final-report-PTK4Y2sr3c